summaryrefslogtreecommitdiffstats
path: root/arch/arm64/include/asm/page.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* mm/vma: define a default value for VM_DATA_DEFAULT_FLAGSAnshuman Khandual2020-04-111-3/+1
* arm64: define __alloc_zeroed_user_highpageglider@google.com2020-03-171-0/+4
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner2019-06-191-12/+1
* arm64: Kconfig: Remove ARCH_HAS_HOLES_MEMORYMODELJames Morse2018-09-211-2/+0
* arm64: factor out PAGE_* and CONT_* definitionsMark Rutland2017-08-151-11/+1
* arm64: move {PAGE,CONT}_SHIFT into KconfigMark Rutland2016-06-031-10/+2
* arm64: kernel: Include _AC definition in page.hJames Morse2016-04-281-0/+2
* arm64: asm: Explicitly include linux/personality.h in asm/page.hMark Brown2016-02-031-0/+1
* arm64: Add 16K page size supportSuzuki K. Poulose2015-10-191-0/+3
* arm64: Move swapper pagetable definitionsSuzuki K. Poulose2015-10-191-18/+0
* arm64: Add contiguous page flag shifts and constantsJeremy Linton2015-10-081-1/+7
* Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2015-04-161-2/+4
|\
| * arm64: mm: increase VA range of identity mapArd Biesheuvel2015-03-231-2/+4
* | arm64: expose number of page table levels on Kconfig levelKirill A. Shutemov2015-04-151-2/+2
|/
* arm64,ia64,ppc,s390,sh,tile,um,x86,mm: remove default gate areaAndy Lutomirski2014-08-091-3/+0
* arm64: Add support for 48-bit VA space with 64KB page configurationCatalin Marinas2014-07-231-7/+9
* arm64: Remove asm/pgtable-*level-types.h filesCatalin Marinas2014-07-231-7/+1
* arm64: Convert bool ARM64_x_LEVELS to int ARM64_PGTABLE_LEVELSCatalin Marinas2014-07-231-3/+3
* arm64: mm: Implement 4 levels of translation tablesJungseok Lee2014-07-231-3/+10
* arm64: Introduce VA_BITS and translation level optionsJungseok Lee2014-07-231-1/+1
* arm64: Do not initialise the fixmap page tables in head.SCatalin Marinas2014-07-231-4/+4
* arm64: place initial page tables above the kernelMark Rutland2014-07-101-0/+9
* arm64: MMU fault handling and page table managementCatalin Marinas2012-09-171-0/+67