summaryrefslogtreecommitdiffstats
path: root/arch/arm64/kernel/cpufeature.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* arm64: errata: add detection for AMEVCNTR01 incrementing incorrectlyIonela Voinescu2022-08-231-1/+4
* Merge tag 'random-6.0-rc1-for-linus' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2022-08-031-2/+0
|\
| * random: remove CONFIG_ARCH_RANDOMJason A. Donenfeld2022-07-181-2/+0
* | arm64: Delay initialisation of cpuinfo_arm64::reg_{zcr,smcr}Marc Zyngier2022-07-251-12/+29
* | Merge branch 'for-next/boot' into for-next/coreWill Deacon2022-07-251-4/+10
|\ \
| * | arm64: Add the arm64.nosve command line optionMarc Zyngier2022-07-011-2/+6
| * | arm64: Add the arm64.nosme command line optionMarc Zyngier2022-07-011-1/+3
| * | arm64: mm: provide idmap pointer to cpu_replace_ttbr1()Ard Biesheuvel2022-06-241-1/+1
| |/
* | Merge branch 'for-next/cpufeature' into for-next/coreWill Deacon2022-07-251-7/+24
|\ \
| * | arm64/hwcap: Support FEAT_EBF16Mark Brown2022-07-201-0/+1
| * | arm64/cpufeature: Store elf_hwcaps as a bitmap rather than unsigned longMark Brown2022-07-201-7/+5
| * | arm64: trap implementation defined functionality in userspaceKristina Martsenko2022-06-231-0/+18
| |/
* | Merge branch 'for-next/sysregs' into for-next/coreWill Deacon2022-07-251-110/+110
|\ \
| * | arm64/sysreg: Add _EL1 into ID_AA64ISAR2_EL1 definition namesMark Brown2022-07-051-17/+17
| * | arm64/sysreg: Add _EL1 into ID_AA64ISAR1_EL1 definition namesMark Brown2022-07-051-45/+45
| * | arm64/sysreg: Standardise naming for ID_AA64ZFR0_EL1 fieldsMark Brown2022-07-051-19/+19
| * | arm64/sysreg: Standardise naming for ID_AA64SMFR0_EL1 enumsMark Brown2022-07-051-16/+16
| * | arm64/sysreg: Standardise naming for WFxT definesMark Brown2022-07-051-4/+4
| * | arm64/sysreg: Make BHB clear feature defines match the architectureMark Brown2022-07-051-1/+1
| * | arm64/sysreg: Align pointer auth enumeration defines with architectureMark Brown2022-07-051-12/+12
| * | arm64/mte: Standardise GMID field name definitionsMark Brown2022-07-051-1/+1
| * | arm64/sysreg: Standardise naming for DCZID_EL0 field namesMark Brown2022-07-051-2/+2
| * | arm64/sysreg: Standardise naming for CTR_EL0 fieldsMark Brown2022-07-051-10/+10
| |/
* | Merge branch 'for-next/perf' into for-next/coreWill Deacon2022-07-251-1/+1
|\ \
| * | arm64: cpufeature: Allow different PMU versions in ID_DFR0_EL1Alexandru Elisei2022-06-231-1/+1
| |/
* | Merge branch 'for-next/kpti' into for-next/coreWill Deacon2022-07-251-3/+51
|\ \
| * | arm64: mm: install KPTI nG mappings with MMU enabledArd Biesheuvel2022-06-231-3/+51
| |/
* / arm64: errata: Remove AES hwcap for COMPAT tasksJames Morse2022-07-191-1/+13
|/
* Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/arm6...Linus Torvalds2022-06-171-1/+0
|\
| * arm64/cpufeature: Unexport set_cpu_feature()Mark Brown2022-06-161-1/+0
* | KVM: arm64: Ignore 'kvm-arm.mode=protected' when using VHEWill Deacon2022-06-091-9/+1
|/
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2022-05-261-0/+13
|\
| * Merge tag 'kvm-riscv-5.19-1' of https://github.com/kvm-riscv/linux into HEADPaolo Bonzini2022-05-251-2/+1
| |\
| * \ Merge branch kvm-arm64/wfxt into kvmarm-master/nextMarc Zyngier2022-05-041-0/+13
| |\ \
| | * | KVM: arm64: Expose the WFXT feature to guestsMarc Zyngier2022-04-201-0/+11
| | * | arm64: Add HWCAP advertising FEAT_WFXTMarc Zyngier2022-04-201-0/+2
* | | | Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2022-05-241-36/+143
|\ \ \ \ | |_|_|/ |/| | |
| * | | arm64/fp: Rename SVE and SME LEN field name to _WIDTHMark Brown2022-05-161-2/+2
| * | | Merge branch 'for-next/sme' into for-next/sysreg-genCatalin Marinas2022-05-161-0/+107
| |\| |
| | * | arm64/sme: Add ID_AA64SMFR0_EL1 to __read_sysreg_by_encoding()Mark Brown2022-04-271-0/+1
| | * | arm64/sme: Identify supported SME vector lengths at bootMark Brown2022-04-221-0/+47
| | * | arm64/sme: Basic enumeration supportMark Brown2022-04-221-0/+59
| | |/
| * | arm64/sysreg: Standardise ID_AA64ISAR0_EL1 macro namesMark Brown2022-05-041-35/+35
| * | arm64: Update name of ID_AA64ISAR0_EL1_ATOMIC to reflect ARMMark Brown2022-05-041-3/+3
| |/
* / arm64: cpufeature: remove duplicate ID_AA64ISAR2_EL1 entryKristina Martsenko2022-05-121-2/+1
|/
* Merge branch 'for-next/spectre-bhb' into for-next/coreWill Deacon2022-03-141-0/+12
|\
| * arm64: Use the clearbhb instruction in mitigationsJames Morse2022-02-241-0/+1
| * arm64: Add percpu vectors for EL1James Morse2022-02-161-0/+11
* | Merge branch 'for-next/fpsimd' into for-next/coreWill Deacon2022-03-141-69/+107
|\ \
| * | arm64: cpufeature: Add missing .field_width for GIC system registersMark Brown2022-03-071-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-09 17:42:43 +0100