summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/pm-cps.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* MIPS: pm-cps: Use GPR number macrosJiaxun Yang2024-02-201-70/+64
* MIPS: barrier: Add __SYNC() infrastructurePaul Burton2019-10-071-10/+10
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner2019-05-301-5/+1
* MIPS: pm-cps: Block system suspend when a JTAG probe is presentMatt Redfearn2018-03-091-0/+31
* Merge branch 'linus' into locking/core, to resolve conflictsIngo Molnar2017-11-071-1/+1
|\
| * Update MIPS email addressesPaul Burton2017-11-031-1/+1
* | locking/atomics: COCCINELLE/treewide: Convert trivial ACCESS_ONCE() patterns ...Mark Rutland2017-10-251-1/+1
|/
* MIPS: CPS: Have asm/mips-cps.h include CM & CPC headersPaul Burton2017-08-301-2/+1
* MIPS: Abstract CPU core & VP(E) ID access through accessor functionsPaul Burton2017-08-301-3/+3
* MIPS: CPC: Use BIT/GENMASK for register fields, order & drop shiftsPaul Burton2017-08-301-1/+1
* MIPS: CM: Use BIT/GENMASK for register fields, order & drop shiftsPaul Burton2017-08-291-2/+2
* MIPS: Declare various variables & functions staticPaul Burton2017-08-291-1/+1
* MIPS: pm-cps: Drop manual cache-line alignment of ready_countPaul Burton2017-06-301-8/+1
* cpu/hotplug: Cleanup state namesThomas Gleixner2016-12-251-1/+1
* MIPS: pm-cps: Generate idle state entry code when CPUs are onlinedPaul Burton2016-10-051-26/+19
* MIPS: pm-cps: Support CM3 changes to Coherence Enable RegisterMatt Redfearn2016-10-041-13/+18
* MIPS: pm-cps: Add MIPSr6 CPU supportMatt Redfearn2016-10-041-4/+18
* MIPS: pm-cps: Remove selection of sync typesMatt Redfearn2016-10-041-19/+0
* MIPS: pm-cps: Use MIPS standard completion barrierMatt Redfearn2016-10-041-5/+5
* MIPS: pm-cps: Use MIPS standard lightweight ordering barrierMatt Redfearn2016-10-041-7/+5
* MIPS: pm-cps: Update comments on barrier instructionsMatt Redfearn2016-10-041-8/+8
* MIPS: pm-cps: Change FSB workaround to CPU blacklistMatt Redfearn2016-10-041-7/+2
* tree-wide: replace config_enabled() with IS_ENABLED()Masahiro Yamada2016-08-041-2/+2
* MIPS: pm-cps: Avoid offset overflow on MIPSr6Markos Chandras2016-05-131-4/+11
* MIPS: Fix misspellings in comments.Adam Buchbinder2016-04-031-1/+1
* MIPS: Add cases for CPU_I6400Markos Chandras2015-08-261-0/+2
* MIPS: {pm,smp}-cps: use cpu_vpe_id macroPaul Burton2014-07-301-1/+1
* MIPS: pm-cps: Prevent use of mips_cps_* without CPS SMPPaul Burton2014-07-301-0/+8
* MIPS: pm-cps: convert smp_mb__*()Paul Burton2014-06-161-2/+2
* MIPS: pm-cps: add PM state entry code for CPS systemsPaul Burton2014-05-281-0/+716