summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include/asm/cmpxchg.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'riscv-for-linus-6.11-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2024-07-201-0/+58
|\
| * Merge patch series "riscv: Apply Zawrs when available"Palmer Dabbelt2024-07-121-0/+58
| |\
| | * riscv: Add Zawrs support for spinlocksChristoph Müllner2024-07-121-0/+58
* | | riscv: Fix fully ordered LR/SC xchg[8|16]() implementationsAlexandre Ghiti2024-05-301-10/+12
|/ /
* | Merge patch series "riscv: enable lockless lockref implementation"Palmer Dabbelt2024-04-301-0/+18
|\ \
| * | riscv: cmpxchg: implement arch_cmpxchg64_{relaxed|acquire|release}Jisheng Zhang2024-04-241-0/+18
* | | Merge patch series "Rework & improve riscv cmpxchg.h and atomic.h"Palmer Dabbelt2024-04-281-280/+124
|\ \ \ | |_|/ |/| |
| * | riscv/cmpxchg: Implement xchg for variables of size 1 and 2Leonardo Bras2024-04-081-0/+31
| * | riscv/cmpxchg: Implement cmpxchg for variables of size 1 and 2Leonardo Bras2024-04-081-0/+34
| * | riscv/cmpxchg: Deduplicate cmpxchg() asm and macrosLeonardo Bras2024-04-081-162/+33
| * | riscv/cmpxchg: Deduplicate xchg() asm functionsLeonardo Bras2024-04-081-115/+23
| |/
* | riscv/barrier: Consolidate fence definitionsEric Chan2024-03-201-1/+0
* | riscv/barrier: Define RISCV_FULL_BARRIEREric Chan2024-03-201-2/+2
|/
* locking/arch: Rename all internal __xchg() names to __arch_xchg()Andrzej Hajda2023-04-291-2/+2
* riscv: atomic: Cleanup unnecessary definitionGuo Ren2022-05-211-12/+0
* locking/atomic: riscv: move to ARCH_ATOMICMark Rutland2021-05-261-17/+17
* riscv/atomic: Fix sign extension for RV64INathan Huckleberry2020-06-121-4/+4
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-051-9/+1
* riscv/atomic: Strengthen implementations with fencesAndrea Parri2018-04-031-71/+320
* RISC-V: Atomic and Locking CodePalmer Dabbelt2017-09-271-0/+134
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-12 13:11:25 +0100