summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/cacheinfo.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'riscv-for-linus-6.4-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-04-291-51/+15
|\
| * Revert "riscv: Set more data to cacheinfo"Song Shuai2023-04-121-51/+15
* | riscv: cacheinfo: Adjust includes to remove of_device.hRob Herring2023-04-141-1/+0
|/
* arch_topology: Build cacheinfo from primary CPUPierre Gondois2023-01-181-5/+0
* cacheinfo: Use RISC-V's init_cache_level() as generic OF implementationPierre Gondois2023-01-171-38/+1
* drivers: base: cacheinfo: Get rid of DEFINE_SMP_CALL_CACHE_FUNCTION()Thomas Gleixner2021-09-011-5/+2
* riscv: cacheinfo: Fix using smp_processor_id() in preemptibleKefeng Wang2021-01-131-1/+10
* riscv: Add cache information in AUX vectorZong Li2020-09-161-1/+31
* riscv: Set more data to cacheinfoZong Li2020-09-161-15/+51
* riscv: cacheinfo: Implement cache_get_priv_group with a generic ops structureYash Shah2020-05-211-0/+17
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-051-9/+1
* RISC-V: Fix of_node_* refcountAtish Patra2018-12-211-0/+11
* RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt2018-10-231-7/+0
* drivers: base: cacheinfo: setup DT cache properties earlyJeremy Linton2018-05-171-1/+0
* RISC-V: Init and Halt CodePalmer Dabbelt2017-09-271-0/+105