summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/module.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* riscv: optimize ELF relocation function in riscvMaxim Kochetkov2024-01-181-4/+16
* Merge patch series "riscv: modules: Fix module loading error handling"Palmer Dabbelt2024-01-111-5/+9
|\
| * riscv: Fix relocation_hashtable sizeCharlie Jenkins2024-01-101-1/+1
| * riscv: Correctly free relocation hashtable on errorCharlie Jenkins2024-01-101-3/+7
| * riscv: Fix module loading free orderCharlie Jenkins2024-01-101-1/+1
* | riscv: Fix module_alloc() that did not reset the linear mapping permissionsAlexandre Ghiti2024-01-091-1/+2
|/
* riscv: Correct type casting in module loadingCharlie Jenkins2023-12-041-2/+2
* riscv: Safely remove entries from relocation listCharlie Jenkins2023-12-041-28/+82
* RISC-V: Don't rely on positional structure initializationPalmer Dabbelt2023-11-081-60/+65
* riscv: Add remaining module relocationsCharlie Jenkins2023-11-071-29/+419
* riscv: Avoid unaligned access when relocating modulesEmil Renner Berthing2023-11-071-76/+81
* riscv: module: Add ADD16 and SUB16 rela typesAndrew Jones2023-02-011-0/+16
* riscv: module: move find_section to module.hJisheng Zhang2023-02-011-15/+0
* riscv: implement module alternativesHeiko Stuebner2022-05-121-0/+29
* RISC-V: module: fix apply_r_riscv_rcv_branch_rela typoWu Caize2022-03-311-2/+2
* riscv: Fix auipc+jalr relocation range checksEmil Renner Berthing2022-03-111-5/+16
* riscv: module: Create module allocations without exec permissionsJisheng Zhang2021-04-261-1/+1
* riscv: Move kernel mapping outside of linear mappingAlexandre Ghiti2021-04-261-4/+2
* riscv: Support R_RISCV_ADD64 and R_RISCV_SUB64 relocsEmil Renner Berthing2020-07-301-0/+16
* mm: introduce include/linux/pgtable.hMike Rapoport2020-06-091-1/+1
* riscv: avoid the PIC offset of static percpu data in module beyond 2G limitsVincent Chen2020-03-031-0/+16
* riscv: Use pr_warn instead of pr_warningKefeng Wang2019-10-181-2/+2
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157Thomas Gleixner2019-05-301-9/+1
* RISC-V: Use IS_ENABLED(CONFIG_CMODEL_MEDLOW)Joe Perches2019-03-291-1/+1
* RISC-V: Silence some module warnings on 32-bitOlof Johansson2018-11-131-6/+6
* RISC-V: Fix the rv32i kernel buildPalmer Dabbelt2018-07-041-11/+11
|\
| * RISC-V: Change variable type for 32-bit compatibleZong Li2018-07-041-11/+11
* | RISC-V: fix R_RISCV_ADD32/R_RISCV_SUB32 relocationsAndreas Schwab2018-07-041-2/+2
|/
* RISC-V: Handle R_RISCV_32 in modulesAndreas Schwab2018-06-111-0/+12
* RISC-V: Support SUB32 relocation type in kernel moduleZong Li2018-04-031-0/+8
* RISC-V: Support ADD32 relocation type in kernel moduleZong Li2018-04-031-0/+8
* RISC-V: Support ALIGN relocation type in kernel moduleZong Li2018-04-031-0/+10
* RISC-V: Support RVC_BRANCH/JUMP relocation type in kernel modulewqZong Li2018-04-031-0/+35
* RISC-V: Support HI20/LO12_I/LO12_S relocation type in kernel moduleZong Li2018-04-031-0/+42
* RISC-V: Support CALL relocation type in kernel moduleZong Li2018-04-031-0/+22
* RISC-V: Support GOT_HI20/CALL_PLT relocation type in kernel moduleZong Li2018-04-031-10/+52
* RISC-V: User-facing APIPalmer Dabbelt2017-09-271-0/+217
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 16:06:05 +0100