| Commit message (Expand) | Author | Age | Files | Lines |
* | Merge tag 'riscv-for-linus-6.13-mw1' of git://git.kernel.org/pub/scm/linux/ke... | Linus Torvalds | 2024-11-27 | 1 | -0/+44 |
|\ |
|
| * | Merge patch series "riscv: Userspace pointer masking and tagged address ABI" | Palmer Dabbelt | 2024-10-24 | 1 | -0/+3 |
| |\ |
|
| | * | riscv: hwprobe: Export the Supm ISA extension | Samuel Holland | 2024-10-24 | 1 | -0/+3 |
| * | | RISC-V: Report vector unaligned access speed hwprobe | Jesse Taube | 2024-10-18 | 1 | -0/+6 |
| * | | RISC-V: Detect unaligned vector accesses supported | Jesse Taube | 2024-10-18 | 1 | -0/+35 |
| |/ |
|
* / | vdso: Rename struct arch_vdso_data to arch_vdso_time_data | Nam Cao | 2024-11-02 | 1 | -1/+1 |
|/ |
|
* | RISC-V: hwprobe: Add SCALAR to misaligned perf defines | Evan Green | 2024-08-14 | 1 | -5/+5 |
* | RISC-V: hwprobe: Add MISALIGNED_PERF key | Evan Green | 2024-08-14 | 1 | -0/+1 |
* | RISC-V: Provide the frequency of time CSR via hwprobe | Palmer Dabbelt | 2024-07-26 | 1 | -0/+5 |
* | RISC-V: hwprobe: sort EXT_KEY()s in hwprobe_isa_ext0() alphabetically | Conor Dooley | 2024-07-22 | 1 | -22/+21 |
* | Merge patch series "riscv: Apply Zawrs when available" | Palmer Dabbelt | 2024-07-12 | 1 | -0/+1 |
|\ |
|
| * | riscv: hwprobe: export Zawrs ISA extension | Andrew Jones | 2024-07-12 | 1 | -0/+1 |
* | | riscv: hwprobe: export highest virtual userspace address | Clément Léger | 2024-07-11 | 1 | -0/+4 |
* | | riscv: hwprobe: export Zcmop ISA extension | Clément Léger | 2024-06-26 | 1 | -0/+1 |
* | | riscv: hwprobe: export Zca, Zcf, Zcd and Zcb ISA extensions | Clément Léger | 2024-06-26 | 1 | -0/+4 |
* | | riscv: hwprobe: export Zimop ISA extension | Clément Léger | 2024-06-26 | 1 | -0/+1 |
* | | riscv: vector: adjust minimum Vector requirement to ZVE32X | Andy Chiu | 2024-05-30 | 1 | -1/+5 |
* | | riscv: hwprobe: add zve Vector subextensions into hwprobe interface | Andy Chiu | 2024-05-30 | 1 | -0/+5 |
* | | riscv: hwprobe: export Zihintpause ISA extension | Clément Léger | 2024-04-28 | 1 | -0/+1 |
|/ |
|
* | riscv: Set unaligned access speed at compile time | Charlie Jenkins | 2024-03-13 | 1 | -0/+13 |
* | Merge patch series "riscv: hwprobe: add Zicond, Zacas and Ztso support" | Palmer Dabbelt | 2024-01-10 | 1 | -0/+3 |
* | Merge patch series "RISC-V: hwprobe: Introduce which-cpus" | Palmer Dabbelt | 2024-01-10 | 1 | -0/+33 |
* | RISC-V: hwprobe: Introduce which-cpus flag | Andrew Jones | 2024-01-03 | 1 | -4/+90 |
* | RISC-V: Move the hwprobe syscall to its own file | Andrew Jones | 2024-01-03 | 1 | -0/+289 |