summaryrefslogtreecommitdiffstats
path: root/arch/x86/events/rapl.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* perf/x86/rapl: Fix the energy-pkg event for AMD CPUsDhananjay Ugwekar2024-09-051-5/+42
* Merge tag 'x86_cpu_for_v6.11_rc1' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds2024-07-161-45/+45
|\
| * perf/x86/rapl: Switch to new Intel CPU model definesTony Luck2024-05-281-45/+45
* | perf/x86/rapl: Add missing MODULE_DESCRIPTION() lineJeff Johnson2024-05-311-0/+1
|/
* perf/x86/rapl: Rename 'maxdie' to nr_rapl_pmu and 'dieid' to rapl_pmu_idxDhananjay Ugwekar2024-05-021-8/+8
* perf/x86/rapl: Add support for Intel Lunar LakeZhang Rui2024-04-101-0/+1
* perf/x86/rapl: Add support for Intel Arrow LakeZhang Rui2024-04-101-0/+2
* perf/x86/rapl: Prefer struct_size() over open coded arithmeticErick Archer2024-03-211-3/+1
* x86/cpu/topology: Rename topology_max_die_per_package()Thomas Gleixner2024-02-151-1/+1
* perf/x86/rapl: Annotate 'struct rapl_pmus' with __counted_byKees Cook2023-10-081-1/+1
* perf/x86/rapl: Fix "Using plain integer as NULL pointer" Sparse warningDavid Reaver2023-10-031-4/+4
* perf/x86/rapl: Use local64_try_cmpxchg in rapl_event_update()Uros Bizjak2023-10-031-6/+4
* perf/x86/rapl: Stop doing cpu_relax() in the local64_cmpxchg() loop in rapl_e...Uros Bizjak2023-10-031-3/+1
* x86/cpu: Fix Gracemont uarchPeter Zijlstra2023-08-091-1/+1
* perf/x86/rapl: Add support for Intel Emerald RapidsZhang Rui2023-01-041-0/+1
* perf/x86/rapl: Add support for Intel Meteor LakeZhang Rui2023-01-041-0/+2
* perf/x86/rapl: Treat Tigerlake like IcelakeChris Wilson2023-01-031-0/+2
* perf/x86/rapl: Use standard Energy Unit for SPR Dram RAPL domainZhang Rui2022-11-021-5/+1
* perf/x86/rapl: Add support for Intel Raptor LakeZhang Rui2022-10-271-0/+3
* perf/x86/rapl: Add support for Intel AlderLake-NZhang Rui2022-10-271-0/+1
* perf/x86/rapl: fix AMD event handlingStephane Eranian2022-01-181-3/+6
* perf/x86/rapl: Use CPUID bit on AMD and Hygon partsAndrew Cooper2021-06-011-4/+2
* perf/x86/rapl: Add support for Intel Alder LakeZhang Rui2021-04-191-0/+2
* perf/x86/rapl: Fix psys-energy event on Intel SPR platformZhang Rui2021-02-101-12/+9
* perf/x86/rapl: Only check lower 32bits for RAPL energy countersZhang Rui2021-02-101-5/+8
* perf/x86: fix sysfs type mismatchesSami Tolvanen2020-11-171-13/+1
* perf/x86/rapl: Add AMD Fam19h RAPL supportKim Phillips2020-09-101-0/+1
* perf/x86/rapl: Add support for Intel SPR platformZhang Rui2020-08-141-0/+20
* perf/x86/rapl: Support multiple RAPL unit quirksZhang Rui2020-08-141-9/+15
* perf/x86/rapl: Fix missing psys sysfs attributesZhang Rui2020-08-141-1/+1
* perf/x86/rapl: Add Hygon Fam18h RAPL supportPu Wen2020-07-281-1/+2
* perf/x86/rapl: Add AMD Fam17h RAPL supportStephane Eranian2020-05-281-0/+18
* perf/x86/rapl: Flip logic on default events visibilityStephane Eranian2020-05-281-0/+11
* perf/x86/rapl: Refactor to share the RAPL code between Intel and AMD CPUsStephane Eranian2020-05-281-6/+23
* perf/x86/rapl: Move RAPL support to common x86 codeStephane Eranian2020-05-281-0/+805
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 19:16:46 +0100