summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu/microcode (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'x86_microcode_for_v6.13' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds13 days1-8/+2
|\
| * x86/microcode/intel: Remove unnecessary cache writeback and invalidationChang S. Bae2024-10-251-8/+2
* | x86/microcode/AMD: Split load_microcode_amd()Borislav Petkov (AMD)2024-10-221-8/+17
* | x86/microcode/AMD: Pay attention to the stepping dynamicallyBorislav Petkov (AMD)2024-10-221-8/+18
|/
* x86/microcode/AMD: Fix a -Wsometimes-uninitialized clang false positiveBorislav Petkov (AMD)2024-07-301-1/+1
* x86/microcode/AMD: Use the family,model,stepping encoded in the patch IDBorislav Petkov2024-07-291-32/+158
* Merge tag 'x86_microcode_for_v6.10_rc1' of git://git.kernel.org/pub/scm/linux...Linus Torvalds2024-05-142-8/+1
|\
| * x86/microcode: Remove unused struct cpu_info_ctxDr. David Alan Gilbert2024-05-061-5/+0
| * x86/microcode/AMD: Remove unused PATCH_MAX_SIZE macroBorislav Petkov (AMD)2024-04-051-2/+0
| * x86/microcode/AMD: Avoid -Wformat warning with clang-15Arnd Bergmann2024-04-051-1/+1
* | x86/microcode/intel: Switch to new Intel CPU model definesTony Luck2024-04-291-3/+2
|/
* x86/cpu/topology: Get rid of cpuinfo::x86_max_coresThomas Gleixner2024-02-161-1/+1
* x86/microcode/intel: Set new revision only after a successful updateBorislav Petkov (AMD)2023-12-031-7/+7
* x86/microcode/intel: Remove redundant microcode late updated messageAshok Raj2023-12-011-6/+0
* x86/microcode: Rework early revisions reportingBorislav Petkov (AMD)2023-11-214-44/+37
* x86/microcode: Remove the driver announcement and versionBorislav Petkov (AMD)2023-11-211-4/+0
* x86/microcode/intel: Add a minimum required revision for late loadingAshok Raj2023-10-241-4/+33
* x86/microcode: Prepare for minimal revision checkThomas Gleixner2023-10-244-5/+22
* x86/microcode: Handle "offline" CPUs correctlyThomas Gleixner2023-10-242-5/+108
* x86/microcode: Protect against instrumentationThomas Gleixner2023-10-241-28/+83
* x86/microcode: Rendezvous and load in NMIThomas Gleixner2023-10-243-5/+41
* x86/microcode: Replace the all-in-one rendevous handlerThomas Gleixner2023-10-241-42/+9
* x86/microcode: Provide new control functionsThomas Gleixner2023-10-241-0/+84
* x86/microcode: Add per CPU control fieldThomas Gleixner2023-10-241-2/+18
* x86/microcode: Add per CPU result stateThomas Gleixner2023-10-242-47/+68
* x86/microcode: Sanitize __wait_for_cpus()Thomas Gleixner2023-10-241-22/+17
* x86/microcode: Clarify the late load logicThomas Gleixner2023-10-241-22/+19
* x86/microcode: Handle "nosmt" correctlyThomas Gleixner2023-10-243-30/+43
* x86/microcode: Clean up mc_cpu_down_prep()Thomas Gleixner2023-10-241-7/+1
* x86/microcode: Get rid of the schedule work indirectionThomas Gleixner2023-10-241-19/+10
* x86/microcode: Mop up early loading leftoversThomas Gleixner2023-10-242-17/+1
* x86/microcode/amd: Use cached microcode for AP loadThomas Gleixner2023-10-243-24/+13
* x86/microcode/amd: Cache builtin/initrd microcode earlyThomas Gleixner2023-10-242-17/+11
* x86/microcode/amd: Cache builtin microcode tooThomas Gleixner2023-10-241-1/+1
* x86/microcode/amd: Use correct per CPU ucode_cpu_infoThomas Gleixner2023-10-241-3/+3
* x86/microcode: Remove pointless apply() invocationThomas Gleixner2023-10-241-17/+6
* x86/microcode/intel: Rework intel_find_matching_signature()Thomas Gleixner2023-10-241-12/+19
* x86/microcode/intel: Reuse intel_cpu_collect_info()Thomas Gleixner2023-10-241-15/+1
* x86/microcode/intel: Rework intel_cpu_collect_info()Thomas Gleixner2023-10-241-24/+9
* x86/microcode/intel: Unify microcode apply() functionsThomas Gleixner2023-10-241-68/+36
* x86/microcode/intel: Switch to kvmalloc()Thomas Gleixner2023-10-241-23/+25
* x86/microcode/intel: Save the microcode only after a successful late-loadThomas Gleixner2023-10-243-15/+20
* x86/microcode/intel: Simplify early loadingThomas Gleixner2023-10-243-93/+79
* x86/microcode/intel: Cleanup code furtherThomas Gleixner2023-10-191-44/+32
* x86/microcode/intel: Simplify and rename generic_load_microcode()Thomas Gleixner2023-10-191-30/+17
* x86/microcode/intel: Simplify scan_microcode()Thomas Gleixner2023-10-191-21/+7
* x86/microcode/intel: Rip out mixed stepping support for Intel CPUsAshok Raj2023-10-194-121/+34
* x86/microcode/32: Move early loading after paging enableThomas Gleixner2023-10-184-234/+65
* x86/microcode/amd: Fix snprintf() format string warning in W=1 buildPaolo Bonzini2023-10-171-1/+1
* x86/microcode: Remove remaining references to CONFIG_MICROCODE_AMDLukas Bulwahn2023-08-261-2/+2