summaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: imx: Fix PLL_1416X not rounding ratesLeonard Crestez2019-04-121-1/+1
*---. Merge branches 'clk-imx', 'clk-samsung', 'clk-ti', 'clk-uniphier-gear' and 'c...Stephen Boyd2019-03-0812-256/+1770
|\ \ \
| * | | clk: imx8mq: add GPIO clocks to clock treeAnson Huang2019-02-281-0/+5
| * | | clk: imx: Refactor entire sccg pll clkAbel Vesa2019-02-263-159/+417
| * | | clk: imx: scu: add cpu frequency scaling supportAnson Huang2019-02-261-0/+36
| * | | clk: imx: imx8mm: Mark init function __initStephen Boyd2019-02-221-1/+1
| * | | clk: imx8mq: Add the missing ARM clockAbel Vesa2019-02-211-0/+6
| * | | clk: imx: imx8mq: Fix the rate propagation for arm pllAbel Vesa2019-02-211-1/+1
| * | | clk: imx8mq: Add support for the CLKO1 clockFabio Estevam2019-02-211-0/+3
| * | | clk: imx8mq: Fix the CLKO2 source select listFabio Estevam2019-02-211-2/+2
| * | | clk: imx8mq: Add missing M4 clocksCarlo Caione2019-02-211-0/+7
| * | | clk: imx: Add clock driver support for imx8mmBai Ping2019-02-213-0/+682
| * | | clk: imx: Add PLLs driver for imx8mm socBai Ping2019-02-213-1/+418
| * | | clk: imx5: add imx5_SCC2_IPG_GATEMichael Grzeschik2019-02-211-0/+1
| * | | clk: imx: scu: add set parent supportAisheng Dong2019-02-212-3/+100
| * | | clk: imx: scu: add fallback compatible string supportAisheng Dong2019-02-211-0/+1
| * | | clk: imx8mq: Make parent names arrays const pointersAbel Vesa2019-02-211-97/+97
| * | | clk: imx: Make parents const pointer in mux wrappersAbel Vesa2019-02-211-1/+2
| * | | clk: imx: Make parent_names const pointer in composite-8mAbel Vesa2019-02-212-2/+2
| | |/ | |/|
| | |
| \ \
| \ \
| \ \
| \ \
| \ \
*-----. \ \ Merge branches 'clk-of-refcount', 'clk-mmio-fixed-clock', 'clk-remove-clps', ...Stephen Boyd2019-03-085-8/+12
|\ \ \ \ \ \ | |_|_|_|/ / |/| | | | / | | | |_|/ | | |/| |
| | | | * clk: imx: imx7ulp: use struct_size() in kzalloc()Gustavo A. R. Silva2019-01-241-8/+8
| | | |/ | | |/|
| * | | clk: vf610: fix refcount leak in vf610_clocks_init()Yangtao Li2018-12-281-0/+1
| * | | clk: imx7d: fix refcount leak in imx7d_clocks_init()Yangtao Li2018-12-281-0/+1
| * | | clk: imx6sx: fix refcount leak in imx6sx_clocks_init()Yangtao Li2018-12-281-0/+1
| * | | clk: imx6q: fix refcount leak in imx6q_clocks_init()Yangtao Li2018-12-281-0/+1
| | |/ | |/|
* | | clk: imx: Fix fractional clock set rate computationAbel Vesa2019-01-241-2/+3
* | | clk: imx: fix potential NULL dereference in imx8qxp_lpcg_clk_probe()Wei Yongjun2019-01-091-0/+2
| |/ |/|
* | clk: imx8qxp: make the name of clock ID genericAisheng Dong2018-12-282-151/+151
* | Merge branch 'clk-imx7ulp' into clk-nextStephen Boyd2018-12-141-1/+30
|\ \
| * | clk: imx: imx7ulp: add arm hsrun mode clocks supportAnson Huang2018-12-141-1/+30
| | |
| \ \
| \ \
| \ \
| \ \
| \ \
| \ \
| \ \
*-------. \ \ Merge branches 'clk-imx7ulp', 'clk-imx6-fixes', 'clk-imx-fixes', 'clk-imx8qxp...Stephen Boyd2018-12-1424-26/+3348
|\ \ \ \ \ \ \ | | |_|_|_|/ / | |/| | | | / | |_|_|_|_|/ |/| | | | |
| | | | | * clk: imx: Make the i.MX8MQ CCM clock driver CLK_IMX8MQ dependantAbel Vesa2018-12-142-0/+7
| | | | | * clk: imx: remove redundant initialization of ret to zeroColin Ian King2018-12-101-1/+1
| | | | | * clk: imx: Add SCCG PLL typeLucas Stach2018-12-033-1/+267
| | | | | * clk: imx: Add fractional PLL output clockLucas Stach2018-12-033-0/+236
| | | | | * clk: imx: Add clock driver for i.MX8MQ CCMAbel Vesa2018-12-033-0/+626
| | | | | * clk: imx: Add imx composite clockAbel Vesa2018-12-033-0/+195
| |_|_|_|/ |/| | | |
| | | | * clk: imx: add imx8qxp lpcg driverAisheng Dong2018-12-143-1/+319
| | | | * clk: imx: add lpcg clock supportAisheng Dong2018-12-143-1/+121
| | | | * clk: imx: add imx8qxp clk driverAisheng Dong2018-12-143-0/+162
| | | | * clk: imx: add scu clock common partAisheng Dong2018-12-144-0/+292
| | | | * clk: imx: add configuration option for mmio clksAisheng Dong2018-12-142-1/+6
| |_|_|/ |/| | |
| | | * clk: imx6q: add DCICx clocks gateAnson Huang2018-12-101-0/+2
| | | * clk: imx6sl: ensure MMDC CH0 handshake is bypassedAnson Huang2018-12-101-0/+6
| | | * clk: imx7d: remove UART1 clock settingAnson Huang2018-11-061-3/+0
| |_|/ |/| |
| | * clk: imx6q: handle ENET PLL bypassLucas Stach2018-12-101-6/+57
| | * clk: imx6q: optionally get CCM inputs via standard clock handlesLucas Stach2018-12-101-5/+17
| | * clk: imx6q: reset exclusive gates on initLucas Stach2018-12-101-1/+5
| |/ |/|
| * clk: imx: add imx7ulp clk driverA.s. Dong2018-12-032-0/+221
| * clk: imx: implement new clk_hw based APIsA.s. Dong2018-12-032-0/+84
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 13:10:24 +0100