summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/clkc.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: meson: rework and clean drivers dependenciesJerome Brunet2019-02-021-146/+0
* clk: meson: add dual divider clock driverJerome Brunet2019-01-071-0/+19
* clk: meson: add clk-input helper functionJerome Brunet2018-12-051-0/+5
* clk: meson: Add vid_pll divider driverNeil Armstrong2018-11-231-0/+6
* clk: meson: clk-pll: drop hard-coded rates from pll tablesJerome Brunet2018-09-261-5/+3
* clk: meson: clk-pll: remove od parametersJerome Brunet2018-09-261-8/+1
* clk: meson: clk-pll: add enable bitJerome Brunet2018-09-261-0/+1
* clk: meson: remove unused clk-audio-divider driverJerome Brunet2018-07-091-7/+0
* clk: meson: add clk-phase clock driverJerome Brunet2018-07-091-0/+8
* clk: meson: mpll: add round closest supportJerome Brunet2018-05-211-0/+3
* clk: meson: use SPDX license identifiers consistentlyJerome Brunet2018-05-181-12/+1
* clk: meson: add ROUND_CLOSEST to the pll driverJerome Brunet2018-03-131-0/+2
* clk: meson: improve pll driver results with fracJerome Brunet2018-03-131-12/+1
* clk: meson: remove special gp0 lock loopJerome Brunet2018-03-131-2/+0
* clk: meson: remove obsolete cpu_clkJerome Brunet2018-03-131-11/+0
* clk: meson: split divider and gate part of mpllJerome Brunet2018-03-131-1/+0
* clk: meson: migrate plls clocks to clk_regmapJerome Brunet2018-03-131-28/+8
* clk: meson: migrate the audio divider clock to clk_regmapJerome Brunet2018-03-131-4/+1
* clk: meson: migrate mplls clocks to clk_regmapJerome Brunet2018-03-131-3/+1
* clk: meson: add regmap helpers for parmJerome Brunet2018-03-131-0/+16
* clk: meson: migrate gates to clk_regmapJerome Brunet2018-03-131-8/+12
* clk: meson: add axg misc bit to the mpll driverJerome Brunet2018-02-121-0/+1
* clk: meson: add od3 to the pll driverJerome Brunet2018-02-121-0/+2
* clk: meson: make the spinlock naming more specificYixun Lan2017-12-141-1/+1
* clk: meson: mpll: fix mpll0 fractional part ignoredJerome Brunet2017-08-011-0/+1
* clk: meson: add audio clock divider supportJerome Brunet2017-04-071-0/+10
* clk: meson: Add support for parameters for specific PLLsNeil Armstrong2017-04-041-0/+23
* clk: meson: mpll: add rw operationJerome Brunet2017-03-271-1/+3
* clk: meson: fix SET_PARM macroJerome Brunet2017-03-271-1/+1
* gxbb: clk: Adjust MESON_GATE macro to be shared with meson8bAlexander Müller2016-09-021-1/+1
* clk: meson: fractional pll supportMichael Turquette2016-06-231-0/+15
* clk: meson: add mpll supportMichael Turquette2016-06-231-0/+10
* clk: meson: add peripheral gate macroMichael Turquette2016-06-231-0/+14
* clk: meson8b: clean up composite clocksMichael Turquette2016-06-231-56/+0
* clk: meson8b: clean up cpu clocksMichael Turquette2016-06-231-14/+11
* clk: meson8b: clean up fixed factor clocksMichael Turquette2016-06-231-19/+0
* clk: meson8b: clean up pll clocksMichael Turquette2016-06-231-27/+25
* clk: meson8b: clean up fixed rate clocksMichael Turquette2016-06-231-26/+0
* clk: meson: Add support for Meson clock controllerCarlo Caione2015-06-061-0/+187
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 17:40:08 +0100