summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas/r8a7796-cpg-mssr.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: rcar-gen3: Add ADG clocksKuninori Morimoto2023-08-151-0/+1
* clk: renesas: r8a7796: Add 3DGE and ZG supportGeert Uytterhoeven2023-07-271-0/+2
* clk: renesas: Move RPC core clocksGeert Uytterhoeven2022-04-131-5/+4
* clk: renesas: rcar-gen3: Add SDnH clockWolfram Sang2021-11-191-4/+8
* clk: renesas: r8a779[56]x: Add MLP clocksAndrey Gusakov2021-10-151-0/+1
* clk: renesas: r8a7796: Add TMU clocksNiklas Söderlund2020-12-281-0/+5
* clk: renesas: rcar-gen3: Mark RWDT clocks as criticalUlrich Hecht2020-06-221-1/+1
* clk: renesas: r8a7796: Add RPC clocksDirk Behme2020-02-101-0/+8
* clk: renesas: rcar-gen3: Add CCREE clocksGeert Uytterhoeven2020-02-101-0/+2
* clk: renesas: r8a7796: Add R8A77961 CPG/MSSR supportGeert Uytterhoeven2019-11-011-4/+20
* clk: renesas: r8a7796: Add CMM clocksJacopo Mondi2019-05-211-0/+3
* clk: renesas: r8a779{5|6|65}: Add TPU clockCao Van Dong2019-05-211-0/+1
* clk: renesas: rcar-gen3: Rename DRIF clocksTakeshi Kihara2019-04-021-8/+8
* clk: renesas: rcar-gen3: Correct parent clock of Audio-DMACTakeshi Kihara2019-04-021-2/+2
* clk: renesas: rcar-gen3: Correct parent clock of SYS-DMACTakeshi Kihara2019-04-021-2/+2
* clk: renesas: rcar-gen3: Correct parent clock of HS-USBKazuya Mizuguchi2019-04-021-1/+1
* clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCIKazuya Mizuguchi2019-04-021-2/+2
* clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2Simon Horman2019-04-021-1/+1
* clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offsetSimon Horman2019-04-021-2/+2
* clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisorTakeshi Kihara2019-04-021-2/+3
* clk: renesas: r8a7796: Add CPEX clockGeert Uytterhoeven2018-12-041-0/+1
* Merge branch 'clk-renesas' into clk-nextStephen Boyd2018-10-191-33/+34
|\
| * clk: renesas: r8a7796: Add OSC EXTAL predivider configurationGeert Uytterhoeven2018-08-271-33/+33
| * clk: renesas: rcar-gen3: Rename rint to .rGeert Uytterhoeven2018-08-271-1/+2
* | clk: renesas: use SPDX identifier for Renesas driversWolfram Sang2018-08-311-4/+1
|/
* clk: renesas: r8a7796: Add Z2 clockTakeshi Kihara2018-02-121-0/+1
* clk: renesas: r8a7796: Add Z clockTakeshi Kihara2018-02-121-0/+1
* clk: renesas: r8a7796: Add FDP clockABE Hiroshige2018-01-051-0/+1
* clk: renesas: r8a7796: Correct parent clock of INTC-APGeert Uytterhoeven2017-10-161-1/+1
* clk: renesas: r8a7796: Add USB3.0 clockHiromitsu Yamasaki2017-08-171-0/+1
* clk: renesas: rcar-gen3: Add divider support for PLL1 and PLL3Geert Uytterhoeven2017-08-161-17/+17
* clk: renesas: r8a7796: Add INTC-EX clockTakeshi Kihara2017-05-151-0/+1
* clk: renesas: r8a7796: Add PCIe clocksHarunobu Kurokawa2017-05-151-0/+2
* clk: renesas: r8a7796: Add PWM clockRyo Kodama2017-05-151-0/+1
* clk: renesas: r8a7796: Add HS-USB clockKazuya Mizuguchi2017-05-151-0/+1
* clk: renesas: r8a7796: Add Sound DVC clocksKazuya Mizuguchi2017-05-151-0/+2
* clk: renesas: r8a7796: Add Sound SRC clockKazuya Mizuguchi2017-05-151-0/+13
* clk: renesas: r8a7796: Add Sound SSI clockKazuya Mizuguchi2017-05-151-0/+11
* clk: renesas: r8a7796: Add USB-DMAC clocksHiromitsu Yamasaki2017-05-151-0/+2
* clk: renesas: r8a7796: Add Audio-DMAC clocksHiromitsu Yamasaki2017-05-151-0/+2
* clk: renesas: r8a7796: Add EHCI/OHCI clocksKazuya Mizuguchi2017-05-151-0/+2
* clk: renesas: r8a7796: Add HDMI clockKoji Matsuoka2017-05-151-0/+2
* clk: renesas: rcar-gen3-cpg: Pass mode pins to rcar_gen3_cpg_init()Geert Uytterhoeven2017-03-211-1/+1
* clk: renesas: r8a7796: Reformat core clock tableGeert Uytterhoeven2017-03-211-6/+6
* clk: renesas: r8a7796: Correct name of watchdog clockGeert Uytterhoeven2017-03-211-1/+1
* clk: renesas: r8a7796: Add IMR clocksSergei Shtylyov2017-03-061-0/+2
* clk: renesas: r8a7796: Add IIC-DVFS clockKhiem Nguyen2017-01-271-0/+1
* clk: renesas: r8a7796: Add MSIOF controller clocksHiromitsu Yamasaki2016-12-271-0/+5
* clk: renesas: r8a7796: Add CAN FD peripheral clockChris Paterson2016-12-271-0/+1
* clk: renesas: r8a7796: Add CANFD clockChris Paterson2016-12-271-0/+1