Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clk: samsung: exynos7885: Correct "div4" clock parents | David Virag | 2022-10-18 | 1 | -2/+2 |
* | clk: samsung: exynos7885: Add TREX clocks | David Virag | 2022-08-23 | 1 | -7/+42 |
* | clk: samsung: exynos7885: Implement CMU_FSYS domain | David Virag | 2022-08-23 | 1 | -0/+158 |
* | clk: samsung: Add initial Exynos7885 clock driver | David Virag | 2021-12-19 | 1 | -0/+597 |