index
:
linux
master
linux
Fast-forward packages
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
tegra
/
clk-tegra30.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
clk: tegra: Remove audio clocks configuration from clock driver
Sowjanya Komatineni
2020-03-12
1
-3
/
+2
*
clk: tegra: Remove tegra_pmc_clk_init along with clk ids
Sowjanya Komatineni
2020-03-12
1
-15
/
+3
*
clk: tegra: Remove CLK_M_DIV fixed clocks
Sowjanya Komatineni
2020-03-12
1
-4
/
+0
*
clk: tegra: Add Tegra OSC to clock lookup
Sowjanya Komatineni
2020-03-12
1
-0
/
+2
*
clk: tegra: Add support for OSC_DIV fixed clocks
Sowjanya Komatineni
2020-03-12
1
-0
/
+4
*
clk: tegra20/30: Explicitly set parent clock for Video Decoder
Dmitry Osipenko
2020-01-10
1
-1
/
+1
*
clk: tegra20/30: Don't pre-initialize displays parent clock
Dmitry Osipenko
2020-01-10
1
-2
/
+0
*
clk: tegra: Optimize PLLX restore on Tegra20/30
Dmitry Osipenko
2019-11-11
1
-9
/
+16
*
clk: tegra: Add Tegra20/30 EMC clock implementation
Dmitry Osipenko
2019-11-11
1
-11
/
+27
*
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
Thomas Gleixner
2019-05-30
1
-12
/
+1
*
clk: tegra30: Use Tegra CPU powergate helper function
Jon Hunter
2018-12-14
1
-3
/
+3
*
clk: tegra: Fix maximum audio sync clock for Tegra124/210
Jon Hunter
2018-12-14
1
-1
/
+8
*
clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20
Dmitry Osipenko
2018-05-18
1
-1
/
+1
*
clk: tegra: Specify VDE clock rate
Dmitry Osipenko
2018-03-12
1
-0
/
+1
*
clk: tegra: Mark HCLK, SCLK and EMC as critical
Dmitry Osipenko
2018-03-12
1
-10
/
+4
*
clk: tegra: Fix cclk_lp divisor register
Michał Mirosław
2017-11-01
1
-1
/
+1
*
clk: tegra: Add AHB DMA clock entry
Dmitry Osipenko
2017-11-01
1
-0
/
+1
*
clk: tegra: Make tegra_clk_pll_params __ro_after_init
Bhumika Goyal
2017-10-19
1
-8
/
+8
*
clk: tegra: Use tegra_clk_register_periph_data()
Thierry Reding
2017-10-19
1
-3
/
+1
*
clk: tegra: Add CEC clock
Peter De Schrijver
2017-03-20
1
-0
/
+1
*
clk: tegra: Initialize UTMI PLL when enabling PLLU
Andrew Bresticker
2016-06-30
1
-111
/
+2
*
clk: tegra: Fix PLL_U post divider and initial rate on Tegra30
Lucas Stach
2016-04-28
1
-5
/
+6
*
clk: tegra: Initialize PLL_C to sane rate on Tegra30
Lucas Stach
2016-04-28
1
-0
/
+1
*
clk: tegra: pll: Update PLLM handling
Danny Huang
2015-11-20
1
-1
/
+1
*
clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate
Rhyland Klein
2015-11-20
1
-110
/
+117
*
clk: tegra: pll: Don't unconditionally set LOCK flags
Rhyland Klein
2015-11-20
1
-9
/
+15
*
clk: tegra: Constify pdiv-to-hw mappings
Thierry Reding
2015-11-20
1
-1
/
+1
*
clk: tegra: Format tables consistently
Thierry Reding
2015-11-18
1
-189
/
+189
*
clk: tegra: Miscellaneous coding style cleanups
Thierry Reding
2015-11-18
1
-10
/
+5
*
clk: tegra: Fix 26 MHz oscillator frequency
Thierry Reding
2015-11-18
1
-1
/
+1
*
clk: tegra: Modify tegra_audio_clk_init to accept more plls
Rhyland Klein
2015-10-20
1
-1
/
+7
*
clk: tegra: Properly include clk.h
Stephen Boyd
2015-07-20
1
-1
/
+0
*
clk: tegra: Fix hda2codec_2x clock name for Tegra30
Marcel Ziswiler
2015-05-13
1
-1
/
+1
*
clk: tegra: Model oscillator as clock
Thierry Reding
2015-04-10
1
-1
/
+2
*
clk: tegra: Use consistent indentation
Thierry Reding
2015-04-10
1
-10
/
+10
*
clk: tegra: Implement memory-controller clock
Thierry Reding
2014-11-26
1
-1
/
+6
*
ARM: tegra: Convert PMC to a driver
Thierry Reding
2014-07-17
1
-1
/
+1
*
ARM: tegra: Move includes to include/soc/tegra
Thierry Reding
2014-07-17
1
-1
/
+4
*
clk: tegra: remove bogus PCIE_XCLK
Stephen Warren
2013-12-12
1
-7
/
+0
*
clk: tegra: implement a reset driver
Stephen Warren
2013-12-12
1
-1
/
+2
*
clk: tegra: add FUSE clock device
Alexandre Courbot
2013-11-26
1
-1
/
+1
*
clk: tegra: Properly setup PWM clock on Tegra30
Thierry Reding
2013-11-26
1
-1
/
+3
*
clk: tegra: Initialize secondary gr3d clock on Tegra30
Thierry Reding
2013-11-26
1
-0
/
+1
*
clk: tegra: move tegra30 to common infra
Peter De Schrijver
2013-11-26
1
-895
/
+403
*
clk: tegra: move periph clocks to common file
Peter De Schrijver
2013-11-26
1
-2
/
+2
*
clk: tegra: move fields to tegra_clk_pll_params
Peter De Schrijver
2013-11-26
1
-27
/
+35
*
clk: tegra: common periph_clk_enb_refcnt and clks
Peter De Schrijver
2013-11-26
1
-28
/
+11
*
clk: tegra: simplify periph clock data
Peter De Schrijver
2013-11-26
1
-201
/
+116
*
clk: tegra: add TEGRA_DIVIDER_ROUND_UP for periph clks
Peter De Schrijver
2013-11-26
1
-9
/
+10
*
clk: tegra30: Don't wait for PLL_U lock bit
Tuomas Tynkkynen
2013-08-29
1
-1
/
+1
[next]