summaryrefslogtreecommitdiffstats
path: root/drivers/cxl/core (follow)
Commit message (Expand)AuthorAgeFilesLines
* cxl: Add support for _DSM Function for retrieving QTG IDDave Jiang2023-12-221-10/+39
* cxl: Add callback to parse the SSLBIS subtable from CDATDave Jiang2023-12-221-0/+98
* cxl: Add callback to parse the DSLBIS subtable from CDATDave Jiang2023-12-221-2/+100
* cxl: Add callback to parse the DSMAS subtables from CDATDave Jiang2023-12-222-0/+93
* cxl/pmu: Ensure put_device on pmu devicesIra Weiny2023-12-151-1/+1
* cxl/cdat: Free correct buffer on checksum errorIra Weiny2023-12-091-7/+6
* cxl/hdm: Fix dpa translation lockingDan Williams2023-12-082-4/+3
* cxl/memdev: Hold region_rwsem during inject and clear poison opsAlison Schofield2023-11-301-2/+16
* cxl/core: Always hold region_rwsem while reading poison listsAlison Schofield2023-11-302-6/+8
* cxl/hdm: Fix a benign lockdep splatDave Jiang2023-11-231-0/+2
* cxl/pci: Change CXL AER support check to use native AERTerry Bowman2023-11-021-2/+2
* cxl/hdm: Remove broken error pathDan Williams2023-10-312-17/+10
* cxl/hdm: Fix && vs || bugDan Carpenter2023-10-311-1/+1
* Merge branch 'for-6.7/cxl-commited' into cxl/nextDan Williams2023-10-314-6/+39
|\
| * cxl: Add decoders_committed sysfs attribute to cxl_portDave Jiang2023-10-281-0/+25
| * cxl: Add cxl_decoders_committed() helperDave Jiang2023-10-284-6/+14
* | Merge branch 'for-6.7/cxl' into cxl/nextDan Williams2023-10-313-4/+7
|\ \
| * | cxl/mbox: Remove useless cast in cxl_mem_create_range_info()Alison Schofield2023-10-251-2/+1
| * | cxl/port: Quiet warning messages from the cxl_test environmentDan Williams2023-09-162-2/+7
* | | Merge branch 'for-6.7/cxl-qtg' into cxl/nextDan Williams2023-10-312-12/+51
|\ \ \
| * | | cxl: Add support for reading CXL switch CDAT tableDave Jiang2023-10-281-5/+17
| * | | cxl: Add checksum verification to CDAT from CXLDave Jiang2023-10-281-7/+23
| * | | cxl: Export QTG ids from CFMWS to sysfs as qos_class attributeDave Jiang2023-10-281-0/+11
* | | | Merge branch 'for-6.7/cxl-rch-eh' into cxl/nextDan Williams2023-10-316-106/+370
|\ \ \ \ | |_|_|/ |/| | |
| * | | cxl/core/regs: Rework cxl_map_pmu_regs() to use map->dev for devmRobert Richter2023-10-281-3/+2
| * | | cxl/core/regs: Rename phys_addr in cxl_map_component_regs()Robert Richter2023-10-281-3/+3
| * | | cxl/pci: Disable root port interrupts in RCH modeTerry Bowman2023-10-281-0/+32
| * | | cxl/pci: Add RCH downstream port error loggingTerry Bowman2023-10-281-0/+96
| * | | cxl/pci: Map RCH downstream AER registers for logging protocol errorsTerry Bowman2023-10-281-0/+36
| * | | cxl/pci: Update CXL error logging to use RAS register addressTerry Bowman2023-10-281-13/+31
| * | | PCI/AER: Refactor cper_print_aer() for use by CXL driver moduleTerry Bowman2023-10-281-0/+1
| * | | cxl/pci: Add RCH downstream port AER register discoveryRobert Richter2023-10-283-0/+52
| * | | cxl/port: Remove Component Register base address from struct cxl_portRobert Richter2023-10-281-3/+1
| * | | cxl/hdm: Use stored Component Register mappings to map HDM decoder capabilityRobert Richter2023-10-282-36/+41
| * | | cxl/pci: Store the endpoint's Component Register mappings in struct cxl_dev_s...Robert Richter2023-10-281-0/+2
| * | | cxl/port: Pre-initialize component register mappingsRobert Richter2023-10-281-5/+7
| * | | cxl/port: Rename @comp_map to @reg_map in struct cxl_register_mapRobert Richter2023-10-281-3/+3
| * | | cxl/port: Fix @host confusion in cxl_dport_setup_regs()Dan Williams2023-10-281-12/+31
| * | | cxl/core/regs: Rename @dev to @host in struct cxl_register_mapRobert Richter2023-10-283-17/+17
| * | | cxl/port: Fix delete_endpoint() vs parent unregistration raceDan Williams2023-10-281-15/+19
| |/ /
* | | cxl/region: Fix x1 root-decoder granularity calculationsJim Harris2023-10-271-1/+8
* | | cxl/region: Fix cxl_region_rwsem lock held when returning to user spaceLi Zhijian2023-10-271-1/+1
* | | cxl/region: Use cxl_calc_interleave_pos() for auto-discoveryAlison Schofield2023-10-271-112/+15
* | | cxl/region: Calculate a target position in a region interleaveAlison Schofield2023-10-271-0/+127
* | | cxl/region: Prepare the decoder match range helper for reuseAlison Schofield2023-10-261-6/+11
* | | cxl/region: Do not try to cleanup after cxl_region_setup_targets() failsJim Harris2023-10-241-7/+7
* | | cxl/mem: Fix shutdown orderDan Williams2023-10-091-1/+1
* | | cxl/memdev: Fix sanitize vs decoder setup lockingDan Williams2023-10-066-48/+82
* | | cxl/pci: Fix sanitize notifier setupDan Williams2023-10-061-42/+44
* | | cxl/pci: Clarify devm host for memdev relative setupDan Williams2023-10-061-8/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-06 07:44:49 +0100