| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | EDAC/{skx_common,skx,i10nm}: Move the common debug code to skx_common | Qiuxu Zhuo | 2024-09-03 | 1 | -50/+2 |
| * | EDAC/skx: Switch to new Intel CPU model defines | Tony Luck | 2024-05-29 | 1 | -1/+1 |
| * | EDAC/skx: Fix overflows on the DRAM row address mapping arrays | Qiuxu Zhuo | 2023-03-13 | 1 | -2/+2 |
| * | EDAC: Check for GHES preference in the chipset-specific EDAC drivers | Jia He | 2022-10-21 | 1 | -0/+3 |
| * | EDAC/skx_common: Use driver decoder first | Qiuxu Zhuo | 2022-09-08 | 1 | -2/+7 |
| * | EDAC/i10nm: Retrieve and print retry_rd_err_log registers | Youquan Song | 2021-08-23 | 1 | -1/+2 |
| * | EDAC/Intel: Do not load EDAC driver when running as a guest | Luck, Tony | 2021-06-18 | 1 | -0/+3 |
| * | EDAC/i10nm: Add Intel Sapphire Rapids server support | Qiuxu Zhuo | 2020-11-19 | 1 | -3/+3 |
| * | EDAC, {skx,i10nm}: Use CPU stepping macro to pass configurations | Qiuxu Zhuo | 2020-06-15 | 1 | -1/+1 |
| *-. | Merge branches 'edac-i10nm' and 'edac-misc' into edac-updates-for-5.8 | Borislav Petkov | 2020-06-01 | 1 | -14/+19 |
| |\ \ |
|
| | | * | EDAC/skx: Use the mcmtr register to retrieve close_pg/bank_xor_enable | Qiuxu Zhuo | 2020-05-20 | 1 | -12/+8 |
| | |/
|/| |
|
| | * | EDAC, {skx,i10nm}: Make some configurations CPU model specific | Qiuxu Zhuo | 2020-04-27 | 1 | -2/+11 |
| |/ |
|
| * | EDAC: Convert to new X86 CPU match macros | Thomas Gleixner | 2020-03-24 | 1 | -1/+1 |
| * | EDAC: Replace EDAC_DIMM_PTR() macro with edac_get_dimm() function | Robert Richter | 2019-11-09 | 1 | -2/+1 |
| * | EDAC, skx: Retrieve and print retry_rd_err_log registers | Tony Luck | 2019-10-19 | 1 | -3/+48 |
| * | EDAC, skx, i10nm: Fix source ID register offset | Qiuxu Zhuo | 2019-06-26 | 1 | -1/+1 |
| * | EDAC, skx, i10nm: Make skx_common.c a pure library | Qiuxu Zhuo | 2019-03-23 | 1 | -1/+49 |
| * | EDAC, skx_edac: Delete duplicated code | Qiuxu Zhuo | 2019-02-02 | 1 | -0/+650 |
