summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/amdgpu:use formal register to trigger hdp invalidateMonk Liu2017-09-261-1/+1
* drm/amd/amdgpu: Port VCN over to new SOC15 macrosTom St Denis2017-06-151-82/+82
* drm/amdgpu: cleanup adjust_mc_addr handling v4Christian König2017-05-311-8/+4
* drm/amdgpu: fix merge of vcn_v1_0.c v2Christian König2017-05-251-0/+2
* drm/amdgpu: correct emit frame size for vcn dec/enc ringHawking Zhang2017-05-251-2/+2
* drm/amdgpu: correct vmhub for vcn dec/enc ringHawking Zhang2017-05-251-0/+2
* drm/amdgpu/vcn: remove duplicate maskAlex Deucher2017-05-241-1/+0
* drm/amdgpu: enable sw clock gating for vcnHuang Rui2017-05-241-2/+2
* drm/amdgpu/vcn: add sw clock gatingHuang Rui2017-05-241-2/+205
* drm/amdgpu: add vcn firmware header offsetLeo Liu2017-05-241-1/+2
* drm/amdgpu: add vcn enc ib testLeo Liu2017-05-241-0/+1
* drm/amdgpu: enable vcn encode ring testsLeo Liu2017-05-241-2/+13
* drm/amdgpu: add vcn enc irq supportLeo Liu2017-05-241-3/+25
* drm/amdgpu: add vcn enc ring type and functionsLeo Liu2017-05-241-0/+170
* drm/amdgpu: add vcn enc ringsLeo Liu2017-05-241-1/+27
* drm/amdgpu: change vcn dec rb command specific for decodeLeo Liu2017-05-241-6/+6
* drm/amdgpu: implement new vcn cache window programmingLeo Liu2017-05-241-18/+16
* drm/amdgpu: implement insert end ring function for vcn decodeLeo Liu2017-05-241-1/+16
* drm/amdgpu: implement vcn start RB commandLeo Liu2017-05-241-1/+20
* drm/amdgpu: expose vcn RB commandLeo Liu2017-05-241-4/+4
* drm/amdgpu: move vcn ring test to amdgpu_vcn.cLeo Liu2017-05-241-44/+1
* drm/amdgpu: add vcn ip block and typeLeo Liu2017-05-241-0/+9
* drm/amdgpu: add vcn irq functionsLeo Liu2017-05-241-0/+32
* drm/amdgpu: add vcn decode ring type and functionsLeo Liu2017-05-241-0/+266
* drm/amdgpu: add vcn decode ring supportLeo Liu2017-05-241-0/+43
* drm/amdgpu: add vcn ip block functions (v2)Leo Liu2017-05-241-0/+417
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 16:58:06 +0100