summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_display_power.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: rename DISP_STEPPING->DISPLAY_STEP and GT_STEPPING->GT_STEPJani Nikula2021-03-291-1/+1
* drm/i915/display: Simplify GLK display version testsMatt Roper2021-03-241-1/+1
* drm/i915/display: Eliminate most usage of INTEL_GEN()Matt Roper2021-03-241-26/+26
* drm/i915/tgl+: Sanitize the DDI LANES/IO and AUX power domain namesImre Deak2021-02-241-114/+98
* drm/i915/display: Add DDR5 and LPDDR5 BW buddy page entriesJosé Roberto de Souza2021-02-101-0/+8
* Merge tag 'topic/adl-s-enabling-2021-02-01-1' of git://anongit.freedesktop.or...Jani Nikula2021-02-021-5/+6
|\
| * drm/i915/adl_s: Add display WAs for ADL-SAditya Swarup2021-02-011-3/+4
| * drm/i915/adl_s: Add power wellsLucas De Marchi2021-02-011-1/+1
| * drm/i915/tgl: Use TGL stepping info for applying WAsAditya Swarup2021-01-201-1/+1
* | drm/i915/pps: rename intel_power_sequencer_reset to intel_pps_reset_allJani Nikula2021-01-141-2/+2
* | drm/i915/pps: abstract panel power sequencer from intel_dp.cJani Nikula2021-01-141-1/+1
|/
* drm/i915: Make intel_display_power_put_unchecked() an internal-only functionImre Deak2020-12-031-20/+20
* drm/i915: Track power reference taken to disable power well functionalityImre Deak2020-12-031-4/+9
* drm/i915: Rename power_domains.wakeref to init_wakerefImre Deak2020-12-031-8/+9
* drm/i915: Factor out helpers to get/put a set of tracked power domainsImre Deak2020-12-031-0/+57
* drm/i915: Tweaked Wa_14010685332 for PCHs used on gen11 platformsBob Paauwe2020-11-171-2/+11
* drm/i915/display: Make get_allowed_dc_mask().max_dc set a chain of if and elsesJosé Roberto de Souza2020-11-121-11/+7
* drm/i915/display: Group DC9 mask setJosé Roberto de Souza2020-11-121-10/+8
* drm/i915: Reorder hpd init vs. display resumeVille Syrjälä2020-10-201-1/+2
* drm/i915/display: Program DBUF_CTL tracker state serviceJosé Roberto de Souza2020-10-201-0/+14
* drm/i915/dg1: DG1 does not support DC6Anshuman Gupta2020-10-161-1/+4
* drm/i915/dg1: Add initial DG1 workaroundsStuart Summers2020-10-151-2/+3
* drm/i915/dg1: Add DG1 power wellsLucas De Marchi2020-10-151-2/+5
* drm/i915/cnl: skip PW_DDI_F on certain skusLucas De Marchi2020-10-151-12/+7
* drm/i915/display: allow to skip certain power wellsAditya Swarup2020-10-151-6/+18
* drm/i915/tgl: Fix stepping WA matchingJosé Roberto de Souza2020-08-281-1/+1
* drm/i915/tgl: Fix TC-cold block/unblock sequenceImre Deak2020-08-171-5/+5
* drm/i915/tgl: Make sure TC-cold is blocked before enabling TC AUX power wellsImre Deak2020-08-171-6/+6
* drm/i915: Update bw_buddy pagemask tableMatt Roper2020-08-171-1/+1
* drm/i915: Implement WA 14011294188José Roberto de Souza2020-08-171-0/+6
* drm/i915/display: prefer dig_port to reference intel_digital_portLucas De Marchi2020-07-021-2/+2
* drm/i915/gen12: implement Wa_14011508470Matt Atwood2020-06-271-0/+8
* drm/i915/params: switch to device specific parametersJani Nikula2020-06-221-7/+7
* drm/i915/rkl: RKL uses ABOX0 for pixel transfersMatt Roper2020-06-091-25/+30
* drm/i915/rkl: Add power well supportMatt Roper2020-05-201-1/+184
* drm/i915/display/display_power: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya2020-05-191-11/+24
* drm/i915: Introduce proper dbuf stateVille Syrjälä2020-05-151-4/+4
* drm/i915: Unify the low level dbuf codeVille Syrjälä2020-05-151-25/+19
* drm/i915: Polish some dbuf debugsVille Syrjälä2020-05-151-19/+17
* drm/i915/icl: Fix timeout handling during TypeC AUX power well enablingImre Deak2020-04-231-49/+25
* drm/i915: drop a bunch of superfluous inlinesJani Nikula2020-04-211-3/+2
* drm/i915: Use single set of AUX powerwell ops for gen11+Matt Roper2020-04-211-182/+62
* drm/i915: Add ICL PG3 PW ID for EHLAnshuman Gupta2020-04-181-1/+1
* drm/i915/tc: Do not warn when aux power well of static TC ports timeoutJosé Roberto de Souza2020-04-181-17/+42
* drm/i915/tc/tgl: Implement TC cold sequencesJosé Roberto de Souza2020-04-181-0/+108
* drm/i915/tc: Skip ref held check for TC legacy aux power wellsJosé Roberto de Souza2020-04-181-0/+3
* drm/i915/tc/icl: Implement TC cold sequencesJosé Roberto de Souza2020-04-181-1/+24
* drm/i915/display: Split hsw_power_well_enable() into twoJosé Roberto de Souza2020-04-171-7/+32
* drm/i915/display: Move out code to return the digital_port of the aux chJosé Roberto de Souza2020-04-171-32/+37
* drm/i915: Power well id for ICL PG3Anshuman Gupta2020-04-171-3/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 16:44:23 +0100