summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/gvt/gtt.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/gvt: Drop unused helper intel_vgpu_reset_gtt()Sean Christopherson2023-08-311-1/+0
* drm/i915/gvt: Constify intel_gvt_gtt_pte_opsRikard Falkeborn2022-01-121-1/+1
* drm/i915/gvt: Constify intel_gvt_gtt_gma_opsRikard Falkeborn2022-01-121-1/+1
* drm/i915/gvt: make gtt.h self-containedJani Nikula2020-12-221-1/+10
* drm/i915/gvt: Save/restore HW status to support GVT suspend/resumeColin Xu2020-11-101-0/+4
* drm/i915/gvt: Do not destroy ppgtt_mm during vGPU D3->D0.Colin Xu2020-07-291-0/+2
* drm/i915/gvt: Support PPGTT table load commandZhenyu Wang2020-05-081-0/+1
* drm/i915: Drop extern qualifiers from header function prototypesJanusz Krzysztofik2019-07-121-6/+7
* drm/i915/gvt: Remove typedef and let the enumeration starts from zeroAleksei Gimbitskii2019-04-251-8/+8
* Merge tag 'drm-intel-next-2019-04-17' of git://anongit.freedesktop.org/drm/dr...Dave Airlie2019-04-241-1/+1
|\
| * drm/i915/gvt: Refine the combined intel_vgpu_oos_page struct to save memoryZhao Yakui2019-02-201-1/+1
* | drm/i915/gvt: Add mutual lock for ppgtt mm LRU listZhenyu Wang2019-03-041-0/+1
|/
* Merge tag 'gvt-fixes-2018-11-07' of https://github.com/intel/gvt-linux into d...Joonas Lahtinen2018-11-071-2/+7
|\
| * drm/i915/gvt: support inconsecutive partial gtt entry writeHang Yuan2018-10-311-2/+7
* | drm/i915: Compare user's 64b GTT offset even on 32bChris Wilson2018-11-061-1/+0
|/
* BackMerge v4.18-rc7 into drm-nextDave Airlie2018-07-301-0/+2
|\
| * drm/i915/gvt: fix a bug of partially write ggtt entiesZhao Yan2018-07-021-0/+2
* | drm/i915/gvt: Add GTT clear_pse operationChangbin Du2018-07-091-0/+1
* | drm/i915/gvt: Add software PTE flag to mark special 64K splited entryChangbin Du2018-07-091-0/+3
* | drm/i915/gvt: Detect 64K gtt entry by IPS bit of PDEChangbin Du2018-07-091-0/+2
* | drm/i915/gvt: Add PTE IPS bit operationsChangbin Du2018-07-091-0/+2
* | drm/i915/gvt: Add new 64K entry typeChangbin Du2018-07-091-0/+1
|/
* drm/i915/gvt: Cancel dma map when resetting ggtt entriesChangbin Du2018-03-301-1/+1
* drm/i915/gvt: Invalidate vGPU PPGTT mm objects during a vGPU reset.Zhi Wang2018-03-191-0/+1
* drm/i915/gvt: Manage shadow pages with radix treeChangbin Du2018-03-061-3/+1
* drm/i915/gvt: Provide generic page_track infrastructure for write-protected pageChangbin Du2018-03-061-14/+0
* drm/i915/gvt: Rename shadow_page to short name sptChangbin Du2018-03-061-1/+1
* drm/i915/gvt: Rework shadow page management codeChangbin Du2018-03-061-32/+19
* drm/i915/gvt: Factor out intel_vgpu_{get, put}_ppgtt_mm interfaceChangbin Du2018-03-061-2/+2
* drm/i915/gvt: Rename ggtt related functions to be more specificChangbin Du2018-03-061-2/+2
* drm/i915/gvt: Refine ggtt and ppgtt root entry opsChangbin Du2018-03-061-34/+0
* drm/i915/gvt: Refine the intel_vgpu_mm reference managementChangbin Du2018-03-061-11/+17
* drm/i915/gvt: Rework shadow graphic memory management codeChangbin Du2018-03-061-37/+43
* drm/i915/gvt: move write protect handler out of mmio emulation functionZhenyu Wang2017-12-221-0/+3
* Revert "drm/i915/gvt: Refine broken PPGTT scratch"Zhenyu Wang2017-11-161-6/+11
* drm/i915/gvt: Refine broken PPGTT scratchZhi Wang2017-11-161-11/+6
* drm/i915/gvt: Introduce ops->set_present()Zhi Wang2017-11-161-0/+1
* drm/i915/gvt: Let the caller choose if a shadow page should be put into hash ...Zhi Wang2017-11-161-2/+2
* drm/i915/gvt: Use I915_GTT_PAGE_SIZEZhi Wang2017-11-161-4/+3
* drm/i915/gvt: Factor intel_vgpu_page_trackZhi Wang2017-11-161-17/+13
* drm/i915/gvt: Refine the intel_vgpu_reset_gtt reset functionChuanxiao Dong2017-08-101-1/+1
* drm/i915/gvt: Add carefully checking in GTT walker pathsChangbin Du2017-08-101-10/+14
* drm/i915/gvt: introuduce intel_vgpu_reset_gtt() to reset gttChangbin Du2017-01-131-0/+1
* drm/i915/gvt: reset the GGTT entry when vGPU createdPing Gao2016-12-261-0/+4
* drm/i915/gvt: implement scratch page table tree for shadow PPGTTPing Gao2016-11-071-2/+38
* drm/i915/gvt: vGPU graphics memory virtualizationZhi Wang2016-10-141-0/+270