summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'drm-next-2021-08-31-1' of git://anongit.freedesktop.org/drm/drmLinus Torvalds2021-09-011-204/+246
|\
| * Merge tag 'drm-intel-next-2021-08-10-1' of git://anongit.freedesktop.org/drm/...Dave Airlie2021-08-121-201/+185
| |\
| | * drm/i915: Correct SFC_DONE register offsetMatt Roper2021-08-021-1/+1
| | * drm/i915: rename/remove CNL registersLucas De Marchi2021-07-301-145/+47
| | * drm/i915: rename CNL references in intel_dram.cLucas De Marchi2021-07-301-12/+12
| | * drm/i915: remove explicit CNL handling from intel_pm.cLucas De Marchi2021-07-301-1/+1
| | * drm/i915: remove explicit CNL handling from i915_irq.cLucas De Marchi2021-07-301-1/+1
| | * drm/i915/display: rename CNL references in skl_scaler.cLucas De Marchi2021-07-301-2/+2
| | * drm/i915/display: remove explicit CNL handling from intel_display_power.cLucas De Marchi2021-07-301-13/+0
| | * drm/i915/display: remove explicit CNL handling from intel_dpll_mgr.cLucas De Marchi2021-07-301-2/+2
| | * drm/i915/display: remove explicit CNL handling from intel_cdclk.cLucas De Marchi2021-07-301-2/+2
| | * drm/i915/dg2: Update lane disable power state during PSRGwan-gyeong Mun2021-07-291-0/+3
| | * drm/i915/dg2: Wait for SNPS PHY calibration during display initMatt Roper2021-07-291-0/+1
| | * drm/i915/dg2: Add vswing programming for SNPS physMatt Roper2021-07-291-0/+5
| | * drm/i915/dg2: Add MPLLB programming for HDMIMatt Roper2021-07-291-0/+3
| | * drm/i915/dg2: Add MPLLB programming for SNPS PHYMatt Roper2021-07-291-0/+56
| | * drm/i915/adlp: Add workaround to disable CMTG clock gatingImre Deak2021-07-281-0/+3
| | * drm/i915/adl_p: Allow underrun recovery when possibleMatt Roper2021-07-281-1/+2
| | * drm/i915: Implement PSF GV point supportStanislav Lisovskiy2021-07-271-1/+5
| | * drm/i915: Extend QGV point restrict mask to 0x3Stanislav Lisovskiy2021-07-271-1/+1
| | * drm/i915: Program chicken bit during DP MST sequence on TGL+Matt Roper2021-07-241-9/+10
| | * drm/i915: Fork DG1 interrupt handlerPaulo Zanoni2021-07-221-2/+2
| | * drm/i915/display/adl_p: Implement PSR changesJosé Roberto de Souza2021-07-211-10/+16
| | * drm/i915/dg1: Compute MEM Bandwidth using MCHBARClint Taylor2021-07-091-0/+12
| * | Merge tag 'drm-intel-gt-next-2021-08-06-1' of ssh://git.freedesktop.org/git/d...Dave Airlie2021-08-121-1/+47
| |\ \ | | |/ | |/|
| | * drm/i915/dg2: Add SQIDI steeringMatt Roper2021-08-051-0/+2
| | * drm/i915/xehp: handle new steering optionsDaniele Ceraolo Spurio2021-08-051-0/+3
| | * drm/i915/xehp: Changes to ss/eu definitionsMatthew Auld2021-08-041-0/+3
| | * drm/i915/guc/slpc: Sysfs hooks for SLPCVinay Belgaumkar2021-08-041-0/+2
| | * drm/i915/guc/slpc: Cache platform frequency limitsVinay Belgaumkar2021-08-041-0/+3
| | * drm/i915/guc: Provide mmio list to be saved/restored on engine resetJohn Harrison2021-07-281-0/+1
| | * drm/i915/gt: nuke gen6_hw_idLucas De Marchi2021-07-261-1/+10
| | * drm/i915/xehp: Extra media engines - Part 3 (reset)John Harrison2021-07-241-0/+8
| | * drm/i915/xehp: Extra media engines - Part 2 (interrupts)John Harrison2021-07-241-0/+3
| | * drm/i915/xehp: Extra media engines - Part 1 (engine definitions)John Harrison2021-07-241-0/+6
| | * drm/i915/gt: rename legacy engine->hw_id to engine->gen6_hw_idLucas De Marchi2021-07-231-1/+1
| | * drm/i915/guc: Implement GuC context operations for new intefaceMatthew Brost2021-07-221-0/+1
| | * drm/i915/xehp: Handle new device context ID formatStuart Summers2021-07-221-0/+5
| * | drm/i915/display/dg1: Correctly map DPLLs during state readoutJosé Roberto de Souza2021-07-011-3/+0
| * | Merge drm/drm-next into drm-intel-nextJani Nikula2021-07-011-2/+15
| |\ \
| * | | drm/i915/xelpd: Handle PSR2 SDP indication in the prior scanlineJosé Roberto de Souza2021-06-251-0/+1
| * | | drm/i915/display/adl_p: Implement Wa_16011168373José Roberto de Souza2021-06-251-0/+8
| * | | drm/i915/display/adl_p: Implement Wa_22012278275José Roberto de Souza2021-06-251-2/+4
| * | | drm/i915/xelpd: Pipe A DMC pluggingAnusha Srivatsa2021-06-221-1/+1
| * | | drm/i915/jsl: Add W/A 1409054076 for JSLTejas Upadhyay2021-06-161-0/+1
* | | | drm/i915/display: Fix the 12 BPC bits for PIPE_MISC regAnkit Nautiyal2021-08-121-5/+11
* | | | drm/i915: Correct SFC_DONE register offsetMatt Roper2021-08-031-1/+1
| |_|/ |/| |
* | | drm/i915/display/dg1: Correctly map DPLLs during state readoutJosé Roberto de Souza2021-07-061-3/+0
| |/ |/|
* | Merge tag 'drm-intel-next-2021-06-09' of git://anongit.freedesktop.org/drm/dr...Dave Airlie2021-06-101-48/+152
|\|
| * drm/i915/adl_p: CDCLK crawl support for ADLStanislav Lisovskiy2021-06-091-0/+2
generated by cgit v1.2.3 (git 2.39.1) at 2025-02-04 17:57:20 +0100