summaryrefslogtreecommitdiffstats
path: root/drivers/gpu (follow)
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Rename priotree to schedChris Wilson2018-04-187-82/+85
* drm/i915: Move the priotree struct to its own headersChris Wilson2018-04-182-38/+58
* drm/i915/audio: Fix audio detection issue on GLKGaurav K Singh2018-04-181-1/+1
* drm/i915/selftests: Handle a potential failure of intel_ring_beginOscar Mateo2018-04-171-0/+7
* drm/i915: Call i915_perf_fini() on init_hw error unwindChris Wilson2018-04-141-12/+15
* drm/i915: Check whitelist registers across resetsChris Wilson2018-04-148-140/+380
* drm/i915/guc: Remove GUC_CTL_DEVICE_INFO parameterPiorkowski, Piotr2018-04-132-29/+0
* drm/i915: Update DRIVER_DATE to 20180413Jani Nikula2018-04-131-2/+2
* drm/i915/cnl: Use mmio access to context status bufferMika Kuoppala2018-04-131-0/+3
* drm/i915/bios: reduce the scope of some local variables in parse_ddi_port()Jani Nikula2018-04-121-6/+4
* drm/i915/bios: filter out invalid DDC pins from VBT child devicesJani Nikula2018-04-121-4/+9
* drm/i915: Split out functions for different kinds of workaroundsOscar Mateo2018-04-116-241/+436
* drm/i915: Move a bunch of workaround-related code to its own fileOscar Mateo2018-04-117-638/+703
* drm/i915/execlists: Set queue priority from secondary portChris Wilson2018-04-112-1/+23
* drm/i915/bios: remove duplicated codeJani Nikula2018-04-111-7/+0
* drm/i915/pmu: Inspect runtime PM state more carefully while estimating RC6Tvrtko Ursulin2018-04-111-10/+27
* drm/i915/guc: Replace %phn with %phChris Wilson2018-04-101-10/+10
* drm/i915: Don't fiddle with rps/rc6 across GPU resetChris Wilson2018-04-101-7/+0
* drm/i915: Add debugfs file to clear FIFO underruns.Maarten Lankhorst2018-04-104-12/+111
* drm/i915/psr: Chase psr.enabled only under the psr.lockChris Wilson2018-04-101-38/+44
* drm/i915/gen9_lp: Increase DDI PHY0 power well enabling timeoutImre Deak2018-04-101-5/+6
* drm/i915: Remove last references to drm_atomic_get_existing* macrosMaarten Lankhorst2018-04-091-29/+24
* drm/i915: Remove get_existing_crtc_stateMaarten Lankhorst2018-04-091-14/+0
* drm/i915: Change use get_new_plane_state instead of existing plane stateMaarten Lankhorst2018-04-093-15/+3
* drm/i915/execlists: Log fence context & seqno throughout GEM_TRACETvrtko Ursulin2018-04-092-8/+20
* drm/i915: Enclose for_each_engine_masked macro arguments in parenthesesTvrtko Ursulin2018-04-091-2/+4
* drm/i915: Upscale scaler max scale for NV12Chandra Konduru2018-04-093-13/+46
* drm/i915: Update format_is_yuv() to include NV12Chandra Konduru2018-04-092-0/+2
* drm/i915: Set scaler mode for NV12Chandra Konduru2018-04-092-2/+14
* drm/i915: Enable YUV to RGB for Gen10 in Plane Ctrl RegVidya Srinivas2018-04-091-1/+6
* drm/i915: Display WA 827Vidya Srinivas2018-04-092-0/+37
* drm/i915/skl: split skl_compute_ddb functionMahesh Kumar2018-04-091-69/+88
* drm/i915/skl+: nv12 workaround disable WM level 1-7Mahesh Kumar2018-04-091-0/+11
* drm/i915/skl+: make sure higher latency level has higher wm valueMahesh Kumar2018-04-091-0/+18
* drm/i915/skl+: pass skl_wm_level struct to wm compute funcMahesh Kumar2018-04-091-11/+7
* drm/i915/skl+: NV12 related changes for WMMahesh Kumar2018-04-093-8/+44
* drm/i915/skl+: support verification of DDB HW state for NV12Mahesh Kumar2018-04-093-11/+43
* drm/i915/skl+: add NV12 in skl_format_to_fourccMahesh Kumar2018-04-091-0/+2
* drm/i915/skl+: refactor WM calculation for NV12Mahesh Kumar2018-04-093-61/+66
* drm/i915/skl+: rename skl_wm_values struct to skl_ddb_valuesMahesh Kumar2018-04-093-11/+11
* drm/i915/dp: Send DPCD ON for MST before phy_upLyude Paul2018-04-082-3/+13
* drm/i915: Pass the set of guilty engines to i915_reset()Chris Wilson2018-04-077-32/+47
* drm/i915: Treat i915_reset_engine() as guilty until proven innocentChris Wilson2018-04-074-30/+20
* drm/i915: Split out parking from the idle worker for reuseChris Wilson2018-04-063-77/+103
* drm/i915/selftests: Rename wait_for_hang() to wait_until_running()Chris Wilson2018-04-061-6/+6
* drm/i915/icl: Enable RC6 and RPS in Gen11Oscar Mateo2018-04-062-11/+9
* drm/i915/icl: Deal with GT INT DW correctlyOscar Mateo2018-04-061-37/+73
* drm/i915/icl: Handle RPS interrupts correctly for Gen11Oscar Mateo2018-04-064-14/+67
* drm/i915/icl: Use hw engine class, instance to find irq handlerMika Kuoppala2018-04-062-47/+56
* drm/i915/icl: Add reset control register changesMichel Thierry2018-04-062-2/+62
generated by cgit v1.2.3 (git 2.39.1) at 2025-02-06 05:13:38 +0100