summaryrefslogtreecommitdiffstats
path: root/drivers/hwtracing/coresight/coresight-tmc-etr.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* coreisght: tmc: Claim device before useSuzuki K Poulose2018-09-251-0/+4
* coresight: tmc-etr: Handle errors enabling CATUSuzuki K Poulose2018-09-251-7/+12
* coresight: tmc-etr: Refactor for handling errorsSuzuki K Poulose2018-09-251-24/+43
* coresight: etm-perf: Add support for ETR backendSuzuki K Poulose2018-09-251-2/+246
* coresight: perf: Remove set_buffer call backSuzuki K Poulose2018-09-251-3/+4
* coresight: Convert driver messages to dev_dbgSuzuki K Poulose2018-09-251-2/+2
* coresight: tmc-etr: Relax collection of trace from sysfs modeSuzuki K Poulose2018-09-251-8/+6
* coresight: tmc-etr: Handle driver mode specific ETR buffersSuzuki K Poulose2018-09-251-20/+38
* coresight: Use ERR_CAST instead of ERR_PTRzhong jiang2018-09-251-1/+1
* coresight: catu: Plug in CATU as a backend for ETR bufferSuzuki K Poulose2018-07-151-6/+19
* coresight: Introduce support for Coresight Address Translation UnitSuzuki K Poulose2018-07-151-0/+52
* coresight: Fix check in coresight_tmc_etr_buf_insert_barrier_packetSuzuki K Poulose2018-07-151-1/+1
* coresight: include vmalloc.h for vmap/vunmapArnd Bergmann2018-07-151-0/+1
* coresight: tmc-etr buf: Add TMC scatter gather mode backendSuzuki K Poulose2018-07-151-4/+110
* coresight: tmc-etr: Add transparent buffer managementSuzuki K Poulose2018-07-151-80/+262
* coresight: Add support for TMC ETR SG unitSuzuki K Poulose2018-07-151-0/+263
* coresight: Add generic TMC sg table frameworkSuzuki K Poulose2018-07-151-0/+268
* coresight: Add helper for inserting synchronization packetsSuzuki K Poulose2018-07-151-12/+1
* coresight: tmc-etr: Disallow perf modeSuzuki K Poulose2018-07-151-26/+2
* coresight: tmc-etr: Do not clean trace bufferSuzuki K Poulose2018-07-151-6/+2
* coresight: tmc: Hide trace buffer handling for file readSuzuki K Poulose2018-07-151-0/+34
* coresight tmc etr: Removing extra newlineMathieu Poirier2018-05-141-1/+0
* coresight tmc etr: Fix uninitialised variableMathieu Poirier2018-05-141-1/+1
* coresight tmc etr: Make memory check consistent in the same functionMathieu Poirier2018-05-141-2/+2
* coresight: Moving framework and drivers to SPDX identifierMathieu Poirier2018-05-141-12/+1
* coresight tmc: Support for save-restore in ETRSuzuki K Poulose2017-08-281-1/+12
* coresight tmc etr: Setup AXI cache encoding for read transfersSuzuki K Poulose2017-08-281-0/+6
* coresight tmc etr: Cleanup AXICTL register handlingSuzuki K Poulose2017-08-281-7/+3
* coresight tmc: Add helpers for accessing 64bit registersSuzuki K Poulose2017-08-281-4/+4
* coresight: Add barrier packet for synchronisationMathieu Poirier2017-08-281-0/+12
* coresight: tmc: Remove duplicate memsetSuzuki K. Poulose2016-11-291-2/+0
* coresight: tmc: Get rid of mode parameter for helper routinesSuzuki K. Poulose2016-11-291-11/+4
* coresight: tmc: Cleanup operation mode handlingSuzuki K. Poulose2016-11-291-15/+11
* coresight: tmc: mark symbols static where possibleBaoyou Xie2016-09-091-1/+1
* coresight: Cleanup TMC status checkSuzuki K Poulose2016-08-311-1/+1
* coresight: tmc: Limit the trace to available dataSuzuki K Poulose2016-08-311-3/+9
* coresight: Fix erroneous memset in tmc_read_unprepare_etrSuzuki K Poulose2016-06-161-6/+3
* coresight: Fix tmc_read_unprepare_etrSuzuki K Poulose2016-06-161-1/+1
* coresight: tmc: make sysFS and Perf mode mutually exclusiveMathieu Poirier2016-05-031-3/+59
* coresight: tmc: dump system memory content only when neededMathieu Poirier2016-05-031-1/+6
* coresight: tmc: adding mode of operation for link/sinksMathieu Poirier2016-05-031-5/+18
* coresight: tmc: getting rid of multiple read accessMathieu Poirier2016-05-031-0/+4
* coresight: tmc: allocating memory when neededMathieu Poirier2016-05-031-5/+88
* coresight: tmc: making prepare/unprepare functions genericMathieu Poirier2016-05-031-1/+41
* coresight: tmc: splitting driver in ETB/ETF and ETR componentsMathieu Poirier2016-05-031-0/+128
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 09:18:58 +0100