summaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/mv88e6xxx.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* net: dsa: mv88e6xxx: move driver in its own folderVivien Didelot2016-06-251-652/+0
* net: dsa: mv88e6xxx: abstract switch registers accessesVivien Didelot2016-06-211-1/+25
* net: dsa: mv88e6xxx: add port base address to infoVivien Didelot2016-06-211-0/+1
* net: dsa: mv88e6xxx: rename smi_mutex to reg_lockVivien Didelot2016-06-211-5/+2
* net: dsa: mv88e6xxx: Refactor MDIO so driver registers mdio busAndrew Lunn2016-06-041-0/+6
* net: dsa: mv88e6xxx: remove bridge workVivien Didelot2016-05-161-5/+0
* dsa: mv88e6xxx: Handle eeprom-length propertyAndrew Lunn2016-05-121-0/+3
* dsa: Move gpio reset into switch driverAndrew Lunn2016-05-121-0/+7
* net: dsa: mv88e6xxx: add STU capabilityVivien Didelot2016-05-121-2/+14
* net: dsa: mv88e6xxx: factorize the switch driverVivien Didelot2016-05-091-70/+21
* net: dsa: mv88e6xxx: factorize switch setupVivien Didelot2016-05-091-2/+1
* net: dsa: mv88e6xxx: factorize global setupVivien Didelot2016-05-091-1/+0
* net: dsa: mv88e6xxx: factorize switch resetVivien Didelot2016-05-091-1/+5
* net: dsa: mv88e6xxx: factorize ATU accessVivien Didelot2016-05-091-6/+18
* net: dsa: mv88e6xxx: factorize VTU accessVivien Didelot2016-05-091-6/+18
* net: dsa: mv88e6xxx: factorize bridge supportVivien Didelot2016-05-091-8/+30
* net: dsa: mv88e6xxx: factorize EEE accessVivien Didelot2016-05-091-2/+9
* net: dsa: mv88e6xxx: factorize MAC address settingVivien Didelot2016-05-091-3/+14
* net: dsa: mv88e6xxx: factorize temperature accessVivien Didelot2016-05-091-4/+18
* net: dsa: mv88e6xxx: factorize EEPROM accessVivien Didelot2016-05-091-4/+14
* net: dsa: mv88e6xxx: factorize PHY indirect accessVivien Didelot2016-05-091-9/+13
* net: dsa: mv88e6xxx: factorize PHY access with PPUVivien Didelot2016-05-091-9/+16
* net: dsa: mv88e6xxx: add flags to infoVivien Didelot2016-05-091-0/+21
* net: dsa: mv88e6xxx: replace ds with ps where possibleAndrew Lunn2016-05-021-5/+9
* net: dsa: mv88e6xxx: remove switch ID from psVivien Didelot2016-04-181-32/+0
* net: dsa: mv88e6xxx: add number of db to infoVivien Didelot2016-04-181-0/+1
* net: dsa: mv88e6xxx: add number of ports to infoVivien Didelot2016-04-181-2/+1
* net: dsa: mv88e6xxx: add family to infoVivien Didelot2016-04-181-0/+13
* net: dsa: mv88e6xxx: add switch infoVivien Didelot2016-04-181-4/+23
* net: dsa: mv88e6xxx: drop revision probingVivien Didelot2016-04-181-15/+0
* net: dsa: constify probed nameVivien Didelot2016-04-181-4/+4
* dsa: mv88e6xxx: Kill the REG_READ and REG_WRITE macrosAndrew Lunn2016-04-171-21/+0
* net: dsa: Keep the mii bus and address in the private structureAndrew Lunn2016-04-141-3/+11
* net: dsa: Have the switch driver allocate there own private memoryAndrew Lunn2016-04-141-0/+3
* net: dsa: make the VLAN add function return voidVivien Didelot2016-04-081-3/+3
* net: dsa: make the FDB add function return voidVivien Didelot2016-04-081-3/+3
* net: dsa: make the STP state function return voidVivien Didelot2016-04-081-1/+1
* net: dsa: mv88e6xxx: Clear the PDOWN bit on setupPatrick Uiterwijk2016-03-311-0/+8
* net: dsa: make port_bridge_leave return voidVivien Didelot2016-03-141-1/+1
* dsa: Rename mv88e6123_61_65 to mv88e6123 to be consistentAndrew Lunn2016-03-141-1/+1
* net: dsa: mv88e6xxx: rework port state setterVivien Didelot2016-03-101-1/+1
* net: dsa: mv88e6xxx: support VLAN filteringVivien Didelot2016-03-011-0/+2
* net: dsa: mv88e6xxx: assign default FDB to portsVivien Didelot2016-03-011-0/+2
* net: dsa: mv88e6xxx: assign dynamic FDB to VLANsVivien Didelot2016-03-011-0/+2
* net: dsa: mv88e6xxx: implement port_vlan_dumpVivien Didelot2016-02-251-3/+3
* net: dsa: pass bridge down to driversVivien Didelot2016-02-231-2/+4
* net: dsa: mv88e6xxx: add port private structureVivien Didelot2016-02-231-1/+6
* dsa: mv88e6xxx: Add Second back of statisticsAndrew Lunn2015-12-241-0/+8
* net: dsa: mv88e6xxx: isolate unbridged portsVivien Didelot2015-11-051-0/+2
* net: dsa: mv88e6xxx: disable SA learning for DSA and CPU portsAndrew Lunn2015-11-031-0/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 04:47:18 +0100