summaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/ath/ath10k/ce.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* ath10k: make CE layer bus agnosticGovind Singh2017-07-061-135/+164
* ath10k: define structures for CE ctrl/misc registerSarada Prasanna Garnayak2017-06-161-63/+101
* ath10k: initialize nbytes to 0Ben Greear2017-06-011-0/+4
* ath10k: fix compile time sanity check for CE4 buffer sizeMohammed Shafi Shajakhan2017-04-131-1/+1
* ath10k: remove obselete Copy Engine commentsMohammed Shafi Shajakhan2017-04-051-2/+1
* ath10k: few whitespace fixesKalle Valo2017-02-071-3/+3
* ath10k: use dma_zalloc_coherent()Srinivas Kandagatla2017-01-271-8/+1
* ath10k: dump Copy Engine registers during firmware crashMohammed Shafi Shajakhan2017-01-191-0/+39
* ath10k: fix copy engine 5 destination ring stuckRajkumar Manoharan2016-09-281-0/+7
* ath10k: spelling and miscellaneous neateningJoe Perches2016-09-271-1/+1
* ath10k: hide kernel addresses from logs using %pK format specifierMaharaja Kennadyrajan2016-09-021-2/+2
* ath10k: fix checkpatch warnings related to spacesKalle Valo2016-04-141-3/+3
* ath10k: reuse copy engine 5 (htt rx) descriptorsRajkumar Manoharan2016-04-041-3/+20
* ath10k: cleanup copy engine receive next completionRajkumar Manoharan2016-04-041-18/+3
* ath10k: remove shadow copy of CE descriptors for source ringRajkumar Manoharan2015-10-291-22/+0
* ath10k: cleanup copy engine send completionRajkumar Manoharan2015-10-291-21/+3
* ath10k: use local memory instead of shadow descriptor in ce_sendRajkumar Manoharan2015-10-291-7/+6
* ath10k: register per copy engine receive callbacksRajkumar Manoharan2015-10-161-3/+2
* ath10k: register per copy engine send completion callbacksRajkumar Manoharan2015-10-161-2/+1
* ath10k: optimize ce_lock on post rx buffer processingRajkumar Manoharan2015-10-091-1/+1
* ath10k: Extend CE src desc flags for interrupt indicationVasanthakumar Thiagarajan2015-06-301-0/+1
* ath10k: add support for qca6174Michal Kazior2015-01-271-6/+6
* ath10k: implement wmi-tlv backendMichal Kazior2014-12-081-0/+2
* ath10k: fix possible bmi crashMichal Kazior2014-10-311-0/+7
* ath10k: change ce ring cleanup logicMichal Kazior2014-10-311-6/+0
* ath10k: split ce pipe init/alloc furtherMichal Kazior2014-10-231-29/+27
* ath10k: add diag_read() to hif opsKalle Valo2014-09-261-11/+11
* ath10k: don't enable interrupts for the diagnostic windowKalle Valo2014-09-261-1/+4
* ath10k: fix use of multiple blank linesKalle Valo2014-09-181-2/+0
* ath10k: improve logging to include dev idMichal Kazior2014-08-261-7/+7
* ath10k: rework posting pci rx buffersMichal Kazior2014-08-251-28/+43
* ath10k: split ce irq/handler setupMichal Kazior2014-08-251-23/+13
* ath10k: remove target soc ps codeMichal Kazior2014-08-121-63/+5
* ath10k: sanitize tx ring index access properlyMichal Kazior2014-07-151-4/+7
* ath10k: abort incomplete scatter-gather pci tx properlyMichal Kazior2014-05-271-0/+27
* ath10k: split ce initialization and allocationMichal Kazior2014-03-281-129/+178
* ath10k: convert pci_alloc_consistent() to dma_alloc_coherent()Michal Kazior2014-03-281-28/+25
* ath10k: bypass htc for htt tx pathMichal Kazior2014-02-281-2/+2
* ath10k: replace send_head() with tx_sg()Michal Kazior2014-02-281-6/+6
* ath10k: defer irq registration until hif start()Michal Kazior2013-11-271-15/+0
* ath10k: re-arrange PCI init codeMichal Kazior2013-11-121-4/+15
* ath10k: propagate ath10k_ce_disable_interrupts() errorsMichal Kazior2013-11-121-2/+5
* ath10k: fix ath10k_ce_init() failpathMichal Kazior2013-11-121-4/+6
* ath10k: make sure to mask all CE irqsMichal Kazior2013-11-121-0/+12
* ath10k: remove ar_pci->ce_countMichal Kazior2013-11-121-6/+3
* ath10k: fix FW crashes on heavy TX on 10.1.389 AP FWMichal Kazior2013-10-211-0/+11
* ath10k: remove num_sends_allowedMichal Kazior2013-10-071-1/+16
* ath10k: remove ce_sendlist_sendMichal Kazior2013-10-071-34/+0
* ath10k: delete struct ce_sendlistKalle Valo2013-09-121-40/+8
* ath10k: add boot debug messages to pci.c and ce.cKalle Valo2013-09-121-0/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-03 03:03:03 +0100