summaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/realtek/rtw88/rtw8723d.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* wifi: rtw88: usb: Further limit the TX aggregationBitterblue Smith2024-06-211-0/+1
* wifi: rtw88: Shared module for rtw8723x devicesFiona Klute2024-03-141-632/+41
* wifi: rtw88: use struct instead of macros to set TX descPo-Hao Huang2023-06-211-2/+4
* wifi: rtw88: rtw8723d: Implement RTL8723DS (SDIO) efuse parsingMartin Blumenstingl2023-05-251-0/+9
* wifi: rtw88: 8822c: extend reserved page numberPo-Hao Huang2023-04-201-0/+1
* wifi: rtw88: Add rtw8723du chipset supportSascha Hauer2022-12-081-0/+28
* wifi: rtw88: 8822c: extend supported probe request sizePo-Hao Huang2022-08-091-1/+2
* wifi: rtw88: Fix Sparse warning for rtw8723d_hw_specLarry Finger2022-05-301-1/+1
* rtw88: add HT MPDU density value for each chipChih-Kang Chang2022-05-011-0/+1
* rtw88: coex: Add WLAN MIMO power saving for Bluetooth gaming controllerChing-Te Ku2022-02-211-0/+1
* rtw88: 8723de: adjust the LTR settingChin-Yen Lee2021-01-251-2/+2
* rtw88: coex: upgrade coexistence A2DP mechanismChing-Te Ku2020-12-021-0/+1
* rtw88: add CCK_PD debug logPing-Ke Shih2020-11-241-0/+12
* rtw88: 8723d: add cck pd seetingsPing-Ke Shih2020-11-241-0/+18
* rtw88: coex: update coex parameter to improve A2DP qualityChing-Te Ku2020-11-101-29/+29
* rtw88: coex: fixed some wrong register definition and settingChing-Te Ku2020-11-101-2/+2
* rtw88: coex: separate BLE HID profile from BLE profileChing-Te Ku2020-11-071-1/+4
* rtw88: coex: Fix ACL Tx pause during BT inquiry/page.Zong-Zhe Yang2020-07-151-6/+7
* rtw88: coex: 8723d: handle BT inquiry casesPing-Ke Shih2020-05-291-2/+3
* rtw88: coex: 8723d: set antanna control ownerPing-Ke Shih2020-05-291-0/+5
* Revert "rtw88: no need to set registers for SDIO"Yan-Hsuan Chuang2020-05-291-0/+40
* rtw88: no need to set registers for SDIOKevin Lo2020-05-181-40/+0
* rtw88: 8723d: fix incorrect setting of ldo_pwrColin Ian King2020-05-181-1/+1
* rtw88: extract: make 8723d an individual kernel moduleZong-Zhe Yang2020-05-181-0/+5
* rtw88: 8723d: fix sparse warnings for power trackingYan-Hsuan Chuang2020-05-131-1/+1
* rtw88: 8723d: Add coex supportPing-Ke Shih2020-05-131-0/+327
* rtw88: 8723d: set ltecoex register address in chip_infoPing-Ke Shih2020-05-131-0/+7
* rtw88: 8723d: implement flush queuePing-Ke Shih2020-05-131-0/+17
* rtw88: 8723d: Add shutdown callback to disable BT USB suspendPing-Ke Shih2020-05-131-0/+6
* rtw88: 8723d: Add power trackingPing-Ke Shih2020-05-131-0/+400
* rtw88: 8723d: add IQ calibrationPing-Ke Shih2020-05-131-0/+817
* rtw88: 8723d: Add LC calibrationPing-Ke Shih2020-05-131-0/+31
* rtw88: 8723d: add interface configurations tablePing-Ke Shih2020-05-061-0/+21
* rtw88: 8723d: Set IG register for CCK ratePing-Ke Shih2020-05-061-0/+5
* rtw88: 8723d: Add chip_ops::false_alarm_statisticsPing-Ke Shih2020-05-061-0/+65
* rtw88: 8723d: some chips don't support LDPCPing-Ke Shih2020-05-061-0/+1
* rtw88: 8723d: Add set_channelPing-Ke Shih2020-05-061-0/+161
* rtw88: 8723d: Add query_rx_descPing-Ke Shih2020-05-061-0/+116
* rtw88: 8723d: Add DIG parameterPing-Ke Shih2020-05-061-0/+7
* rtw88: 8723d: initialize mac/bb/rf basic functionsPing-Ke Shih2020-04-231-0/+124
* rtw88: 8723d: Organize chip TX/RX FIFOPing-Ke Shih2020-04-231-0/+31
* rtw88: 8723d: implement set_tx_power_index opsPing-Ke Shih2020-04-231-0/+61
* rtw88: add legacy firmware download for 8723D devicesPing-Ke Shih2020-04-231-0/+1
* rtw88: 8723d: Add read_efuse to recognize efuse info from mapPing-Ke Shih2020-04-211-0/+43
* rtw88: 8723d: Add new chip op efuse_grant() to control efuse accessPing-Ke Shih2020-04-211-0/+13
* rtw88: 8723d: Add cfg_ldo25 to control LDO25Ping-Ke Shih2020-04-211-0/+15
* rtw88: 8723d: Add mac/bb/rf/agc/power_limit tablesPing-Ke Shih2020-04-211-0/+11
* rtw88: 8723d: Add RF read/write opsPing-Ke Shih2020-04-211-0/+12
* rtw88: 8723d: Add power sequencePing-Ke Shih2020-04-211-0/+403
* rtw88: 8723d: add beamform wrapper functionsPing-Ke Shih2020-04-211-0/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 00:08:02 +0100