summaryrefslogtreecommitdiffstats
path: root/drivers/phy/xilinx/phy-zynqmp.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* phy: constify of_phandle_args in xlateKrzysztof Kozlowski2024-02-231-1/+1
* phy: zynqmp: Allow variation in refclk rateSean Anderson2023-07-121-1/+4
* phy: xilinx: phy-zynqmp: dynamic clock support for power-savePiyush Mehta2023-07-121-46/+15
* phy: xilinx: add runtime PM supportPiyush Mehta2023-07-121-7/+28
* phy: xilinx: phy-zynqmp: mention SGMII as supported protocolRadhey Shyam Pandey2023-03-311-3/+2
* phy: xilinx: zynqmp: Fix bus width setting for SGMIIRobert Hancock2022-01-271-5/+6
* phy: xilinx: zynqmp: skip PHY initialization and PLL lock for USBPiyush Mehta2021-08-181-0/+3
* phy: zynqmp: Handle the clock enable/disable properlyManish Narani2021-03-311-7/+51
* phy: zynqmp: Simplify code by using dev_err_probe()Michal Simek2021-02-061-7/+4
* phy: zynqmp: Fix unused-function compiler warningTobias Klauser2020-07-011-4/+2
* phy: zynqmp: Add PHY driver for the Xilinx ZynqMP Gigabit TransceiverAnurag Kumar Vulisha2020-06-291-0/+995