summaryrefslogtreecommitdiffstats
path: root/drivers/soc/bcm/brcmstb/biuctrl.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* soc: bcm: brcmstb: biuctrl: fix of_iomap leakZhaoyang Li2023-04-031-0/+4
* soc: bcm: brcmstb: biuctrl: Avoid double of_node_put()Florian Fainelli2022-09-151-1/+0
* soc: bcm: brcmstb: biuctrl: Add missing of_node_put()Liang He2022-06-171-3/+6
* soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72116Florian Fainelli2021-09-171-0/+1
* soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72113Florian Fainelli2021-09-171-0/+1
* soc: bcm: brcmstb: biuctrl: Change RAC data line prefetching after 4 consecut...Florian Fainelli2020-09-061-2/+6
* soc: bcm: brcmstb: biuctrl: Change RAC prefetch distance from +/-1 to +/- 2Florian Fainelli2020-09-041-4/+16
* soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72165Florian Fainelli2020-09-041-0/+1
* soc: bcm: brcmstb: biuctrl: Tune MCP settings for 72164Florian Fainelli2020-09-041-0/+1
* soc: bcm: brcmstb: biuctrl: Enable Read-ahead cacheFlorian Fainelli2020-08-171-10/+77
* soc: bcm: brcmstb: biuctrl: Update programming for 7211Florian Fainelli2020-01-051-6/+7
* soc: bcm: brcmstb: biuctrl: Update layout for A72 on 7211Florian Fainelli2020-01-051-0/+8
* soc: bcm: brcmstb: biuctrl: Tune interface for 7255 and 7216Florian Fainelli2020-01-051-0/+2
* soc: bcm: brcmstb: biuctrl: Tune 7260 BIU interfaceFlorian Fainelli2020-01-051-2/+5
* Merge tag 'arm-soc/for-5.2/drivers-fixes' of https://github.com/Broadcom/stbl...Olof Johansson2019-06-161-2/+4
|\
| * soc: bcm: brcmstb: biuctrl: Register writes require a barrierFlorian Fainelli2019-05-201-1/+1
| * soc: brcmstb: Fix error path for unsupported CPUsFlorian Fainelli2019-05-201-1/+3
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner2019-05-301-9/+1
|/
* soc: brcmstb: biuctrl: exit without warning on non brcmstb platformsSudeep Holla2018-01-151-9/+11
* soc: brcmstb: biuctrl: Move to early_initcallFlorian Fainelli2017-12-211-2/+4
* soc: brcmstb: biuctrl: Fine tune B53 MCP interface settingsFlorian Fainelli2017-12-211-0/+76
* soc: brcmstb: biuctrl: Wire-up new registersFlorian Fainelli2017-12-211-1/+7
* soc: brcmstb: biuctrl: Prepare for saving/restoring other registersFlorian Fainelli2017-12-211-17/+58
* soc: brcmstb: Correct CPU_CREDIT_REG offset for Brahma-B53 CPUsFlorian Fainelli2017-12-211-3/+21
* soc: brcmstb: Make CPU credit offset more parameterizedFlorian Fainelli2017-12-211-5/+6
* soc: brcmstb: fix warning from missing includeBen Dooks2016-06-071-0/+1
* soc: Move brcmstb to bcm/brcmstbFlorian Fainelli2016-05-311-0/+116