summaryrefslogtreecommitdiffstats
path: root/drivers (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: st: Add polarity bit indicationGabriel FERNANDEZ2014-07-291-5/+7
* clk: st: STiH407: Support for clockgenA0Gabriel FERNANDEZ2014-07-291-0/+16
* clk: st: STiH407: Support for A9 MUX ClocksGabriel FERNANDEZ2014-07-291-0/+9
* clk: st: STiH407: Support for Flexgen ClocksGabriel FERNANDEZ2014-07-292-1/+332
* clk: st: Remove uncessary (void *) castGabriel FERNANDEZ2014-07-291-4/+4
* clk: st: use static const for clkgen_pll_data tablesGabriel FERNANDEZ2014-07-291-16/+14
* clk: st: use static const for stm_fs tablesGabriel FERNANDEZ2014-07-291-17/+17
* clk: sunxi: staticize structures and arraysEmilio López2014-07-294-5/+5
* clk: sunxi: add __iomem markings to MMIO pointersEmilio López2014-07-292-6/+6
* Merge tag 'sunxi-clocks-for-3.17' of git://git.kernel.org/pub/scm/linux/kerne...Mike Turquette2014-07-266-43/+227
|\
| * clk: sunxi: sun6i-a31-apb0-gates: Add A23 APB0 supportChen-Yu Tsai2014-07-151-0/+5
| * clk: sunxi: sun6i-apb0-gates: use bitmaps for valid gate indicesChen-Yu Tsai2014-07-151-36/+39
| * clk: sunxi: Fix gate indexing for sun6i-a31-apb0-gatesChen-Yu Tsai2014-07-071-1/+5
| * clk: sunxi: Add A23 APB0 divider clock supportChen-Yu Tsai2014-07-072-1/+71
| * clk: sunxi: Add A23 clocks supportChen-Yu Tsai2014-07-041-0/+101
| * clk: sunxi: Add support for table-based divider clocksChen-Yu Tsai2014-07-041-4/+5
| * clk: sunxi: Support factor clocks with N factor starting not from 0Chen-Yu Tsai2014-07-042-1/+2
| * clk: sunxi: move "ahb_sdram" to protected clock listChen-Yu Tsai2014-07-041-5/+3
| * clk: sunxi: register clock gates with clkdevChen-Yu Tsai2014-07-041-0/+1
* | Merge tag 'qcom-clocks-for-3.17' of git://git.kernel.org/pub/scm/linux/kernel...Mike Turquette2014-07-2614-80/+10568
|\ \
| * | clk: qcom: Add support for APQ8064 multimedia clocksStephen Boyd2014-07-161-2/+431
| * | clk: qcom: pll: Add support for configuring SR PLLsStephen Boyd2014-07-162-3/+14
| * | clk: qcom: mdp_lut_clk is a child of mdp_srcStephen Boyd2014-07-161-1/+1
| * | clk: qcom: Fix PLL rate configurationsStephen Boyd2014-07-163-17/+38
| * | clk: qcom: Fix MN frequency tables, parent map, and jpegdStephen Boyd2014-07-161-40/+42
| * | clk: qcom: Support bypass RCG configurationStephen Boyd2014-07-163-14/+47
| * | clk: qcom: Add support for IPQ8064's global clock controller (GCC)Kumar Gala2014-07-163-0/+2433
| * | clk: qcom: Add APQ8084 Multimedia Clock Controller (MMCC) supportGeorgi Djakov2014-07-163-0/+3362
| * | clk: qcom: Add APQ8084 clocks for SATA, PCIe and UFSGeorgi Djakov2014-07-111-0/+667
| * | clk: qcom: Add APQ8084 Global Clock Controller supportGeorgi Djakov2014-07-113-0/+2953
| * | clk: qcom: Fully support apq8064 global clock controlStephen Boyd2014-07-111-4/+569
| * | clk: qcom: add clocks necessary for apq8064 sdccSrinivas Kandagatla2014-07-111-0/+12
* | | Merge branch 'for-v3.17/ti-clk-driver' of github.com:t-kristo/linux-pm into c...Mike Turquette2014-07-261-0/+11
|\ \ \
| * | | CLK: ti: dra7: Initialize USB_DPLLRoger Quadros2014-07-021-0/+11
| | |/ | |/|
* | | clk: Support for clock parents and rates assigned from device treeSylwester Nawrocki2014-07-266-2/+171
* | | Merge branch 'clk-rockchip' into clk-nextMike Turquette2014-07-248-15/+2599
|\ \ \
| * | | clk: rockchip: add clock controller for rk3288Heiko Stübner2014-07-133-0/+727
| * | | clk: rockchip: add clock driver for rk3188 and rk3066 clocksHeiko Stübner2014-07-132-0/+674
| * | | clk: rockchip: add reset controllerHeiko Stübner2014-07-133-0/+133
| * | | clk: rockchip: add clock type for pll clocks and pll used on rk3066Heiko Stübner2014-07-134-0/+541
| * | | clk: rockchip: add basic infrastructure for clock branchesHeiko Stübner2014-07-133-0/+460
| * | | clk: composite: improve rate_hw sanity check logicMike Turquette2014-07-131-10/+16
| * | | clk: composite: allow read-only clocksHeiko Stübner2014-07-131-6/+3
| * | | clk: composite: support determine_rate using rate_ops->round_rate + mux_ops->...Boris BREZILLON2014-07-131-1/+47
* | | | Merge branch 'clk-fixes' into clk-nextMike Turquette2014-07-131-5/+11
|\ \ \ \
| * | | | clk: spear3xx: Set proper clock parent of uart1/2Thomas Gleixner2014-07-131-4/+10
| * | | | clk: spear3xx: Use proper control register offsetThomas Gleixner2014-07-131-1/+1
* | | | | ARM: SPEAr13xx: Fix pcie clock namePratyush Anand2014-07-112-4/+4
* | | | | Merge tag 'tegra-clk-3.17-1' of git://nv-tegra.nvidia.com/user/pdeschrijver/l...Mike Turquette2014-07-085-4/+66
|\ \ \ \ \
| * | | | | clk: tegra: Use XUSB-compatible SATA PLL sequenceMikko Perttunen2014-07-081-0/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 09:08:23 +0100