summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/fsl,qoriq-clock-legacy.yaml
blob: 97b96a1a582547858858c1adee59e560f6dc2f97 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/fsl,qoriq-clock-legacy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Legacy Clock Block on Freescale QorIQ Platforms

maintainers:
  - Frank Li <Frank.Li@nxp.com>

description: |
  These nodes are deprecated.  Kernels should continue to support
  device trees with these nodes, but new device trees should not use them.

  Most of the bindings are from the common clock binding[1].
  [1] Documentation/devicetree/bindings/clock/clock-bindings.txt

properties:
  compatible:
    enum:
      - fsl,qoriq-core-pll-1.0
      - fsl,qoriq-core-pll-2.0
      - fsl,qoriq-core-mux-1.0
      - fsl,qoriq-core-mux-2.0
      - fsl,qoriq-sysclk-1.0
      - fsl,qoriq-sysclk-2.0
      - fsl,qoriq-platform-pll-1.0
      - fsl,qoriq-platform-pll-2.0

  reg:
    maxItems: 1

  clocks:
    minItems: 1
    maxItems: 4

  clock-names:
    minItems: 1
    maxItems: 4

  clock-output-names:
    minItems: 1
    maxItems: 8

  '#clock-cells':
    minimum: 0
    maximum: 1

required:
  - compatible
  - '#clock-cells'

additionalProperties: false

allOf:
  - if:
      properties:
        compatible:
          contains:
            enum:
              - fsl,qoriq-sysclk-1.0
              - fsl,qoriq-sysclk-2.0
    then:
      properties:
        '#clock-cells':
          const: 0

  - if:
      properties:
        compatible:
          contains:
            enum:
              - fsl,qoriq-core-pll-1.0
              - fsl,qoriq-core-pll-2.0
    then:
      properties:
        '#clock-cells':
          const: 1
          description: |
            * 0 - equal to the PLL frequency
            * 1 - equal to the PLL frequency divided by 2
            * 2 - equal to the PLL frequency divided by 4