summaryrefslogtreecommitdiffstats
path: root/crypto/aes (follow)
Commit message (Expand)AuthorAgeFilesLines
* enable AES-XTS optimization for AIXsanumesh2024-05-301-1/+1
* Unable to run asm code on OpenBSD (amd64)Theo Buehler2024-04-176-2/+14
* aarch64: fix BTI in bsaes assembly codeTom Cosgrove2024-04-101-1/+4
* Copyright year updatesRichard Levitte2024-04-091-1/+1
* Fix a few incorrect paths in some build.info filesRichard Levitte2024-02-021-1/+1
* Disable build of HWAES on PPC MacsTomas Mraz2024-01-111-1/+5
* Preserve callee-saved registers in aarch64 AES-CTR codefangming.fang2024-01-101-3/+11
* remove duplicated typedef for u64Max Bachmann2023-12-121-3/+0
* Optimize AES-CTR for ARM Neoverse V1 and V2.fisher.yu2023-11-291-2/+756
* riscv: Provide vector crypto implementation of AES-ECB mode.Phoebe Chen2023-10-261-460/+670
* riscv: Provide vector crypto implementation of AES-128/256-XTS mode.Jerry Shih2023-10-262-0/+711
* riscv: Provide vector crypto implementation of AES-CTR mode.Phoebe Chen2023-10-262-1/+378
* riscv: Provide vector crypto implementation of AES-CBC mode.Phoebe Chen2023-10-261-2/+534
* riscv: Further optimization for single block aes-zvkned decryption.Phoebe Chen2023-10-261-85/+85
* riscv: Further optimization for single block aes-zvkned encryption.Phoebe Chen2023-10-261-48/+45
* riscv: Implement AES-192Ard Biesheuvel2023-10-261-0/+109
* riscv: AES: Provide a Zvkned-based implementationChristoph Müllner2023-10-262-1/+530
* Improve performance for 6x unrolling with vpermxor instructionDanny Tsen2023-10-021-50/+95
* Copyright year updatesMatt Caswell2023-09-076-7/+7
* Fixed incorrect usage of vshuf.b instructionzhuchen2023-08-011-69/+70
* Fix typos found by codespellDimitri Papadopoulos2023-07-181-2/+2
* riscv: Clarify dual-licensing wording for GCM and AESHeiko Stuebner2023-07-062-12/+14
* riscv: aes: dual-license under Apache + 2-clause BSDHeiko Stuebner2023-06-112-0/+54
* fix aes-xts bug on aarch64 big-endian env.Liu-ErMeng2023-04-281-12/+12
* aesv8-armx.pl: Avoid buffer overrread in AES-XTS decryptionTomas Mraz2023-04-201-1/+3
* Fix copyright disclaimer.Pauli2023-03-161-1/+1
* riscv: aes: Move reusable Perl code into Perl moduleChristoph Müllner2023-03-161-145/+56
* aes/asm/bsaes-armv7.pl: Replace adrl with addKornel Dulęba2023-03-141-1/+1
* Add vpaes-loongarch64.pl module.zhuchen2022-10-122-0/+1009
* add build support for riscv32 aes zknHongren (Zenithal) Zheng2022-09-051-0/+2
* Add AES implementation in riscv32 zkn asmHongren (Zenithal) Zheng2022-09-051-0/+1061
* Fix aarch64 signed bit shift issue found by UBSANTom Cosgrove2022-07-191-4/+0
* Fix reported performance degradation on aarch64Bernd Edlinger2022-07-081-0/+60
* Fix AES OCB encrypt/decrypt for x86 AES-NIAlex Chernyakhovsky2022-07-051-2/+2
* add build support for riscv64 aes zknHongren (Zenithal) Zheng2022-06-101-1/+2
* Add AES implementation in riscv64 zkn asmHongren (Zenithal) Zheng2022-06-101-0/+655
* Rename x86-32 assembly files from .s to .S.Sebastian Andrzej Siewior2022-05-241-8/+8
* Add AES implementation in generic riscv64 asmHenry Brausen2022-05-192-0/+1714
* Update copyright yearMatt Caswell2022-05-033-4/+4
* Fix gcc 6.3 builds of aarch64 BSAESTom Cosgrove2022-04-211-10/+10
* disable 5x interleave on buffers shorter than 512 bytes: 3% speedup on Graviton2Sebastian Pop2022-03-311-1/+1
* Remove further uses of __ARMEL__ in AArch64 assemblyBen Avison2022-03-301-5/+5
* Use Perl to generate bsaes-armv8.STom Cosgrove2022-03-092-1/+45
* ARM assembly pack: translate bit-sliced AES implementation to AArch64Ben Avison2022-03-092-2/+2341
* aes: make the no-asm constant time code path not the defaultPauli2022-01-311-1/+1
* Don't use __ARMEL__/__ARMEB__ in aarch64 assemblyDavid Benjamin2022-01-091-0/+3
* Fix typosDimitris Apostolou2022-01-051-3/+3
* fix some code with obvious wrong coding stylex20182021-10-281-2/+3
* Add missing define to enable AES-NI usage on x86 platformTomas Mraz2021-10-211-1/+1
* aarch64: support BTI and pointer authentication in assemblyRuss Butler2021-10-013-20/+38
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-05 02:17:02 +0100