summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include/asm/sbi.h
diff options
context:
space:
mode:
authorMayuresh Chitale <mchitale@ventanamicro.com>2024-08-12 07:11:09 +0200
committerPalmer Dabbelt <palmer@rivosinc.com>2024-09-20 14:58:11 +0200
commitf0c9363db2ddfb07723c00cb153c84c8179e92d4 (patch)
tree0c456020a60b909d5a275343ef8c821ea22dab1f /arch/riscv/include/asm/sbi.h
parentMerge patch series "tools: Add barrier implementations for riscv" (diff)
downloadlinux-f0c9363db2ddfb07723c00cb153c84c8179e92d4.tar.xz
linux-f0c9363db2ddfb07723c00cb153c84c8179e92d4.zip
perf/riscv-sbi: Add platform specific firmware event handling
The SBI v2.0 specification pointed to by the link below reserves the event code 0xffff for platform specific firmware events. Update the driver to be able to parse and program such events. The platform specific firmware events must now be specified in the perf command as below: perf stat -e rCxxx ... where bits[63:62] = 0x3 of the event config indicate a platform specific firmware event and xxx indicate the actual event code which is passed as the event data. Signed-off-by: Mayuresh Chitale <mchitale@ventanamicro.com> Link: https://github.com/riscv-non-isa/riscv-sbi-doc/releases/download/v2.0/riscv-sbi.pdf Link: https://lore.kernel.org/r/20240812051109.6496-1-mchitale@ventanamicro.com Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'arch/riscv/include/asm/sbi.h')
-rw-r--r--arch/riscv/include/asm/sbi.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/riscv/include/asm/sbi.h b/arch/riscv/include/asm/sbi.h
index 7cffd4ffecd0..4ef8c44b15bb 100644
--- a/arch/riscv/include/asm/sbi.h
+++ b/arch/riscv/include/asm/sbi.h
@@ -158,6 +158,7 @@ struct riscv_pmu_snapshot_data {
#define RISCV_PMU_RAW_EVENT_MASK GENMASK_ULL(47, 0)
#define RISCV_PMU_RAW_EVENT_IDX 0x20000
+#define RISCV_PLAT_FW_EVENT 0xFFFF
/** General pmu event codes specified in SBI PMU extension */
enum sbi_pmu_hw_generic_events_t {